

October 1986 Revised July 2004

DM74ALS576A Octal D-Type Edge-Triggered Flip-Flop with 3-STATE Outputs

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74ALS576A are edge-triggered inverting \underline{D} -type flip-flops. On the positive transition of the clock, the \overline{Q} outputs will be set to the complement of the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

Features


- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly

Ordering Code:

Order Number	Package Number	Package Description
DM74ALS576AWM (Note 1)	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74ALS576SJX	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74ALS576AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Note 1: Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Function Table

Output Control	Clock	D	Output Q
L	1	Н	L
L	1	L	Н
L	L	X	\overline{Q}_0
Н	X	X	Z

- H
 L = LOW State
 H = HIGH State
 X = Don't Care
 ↑ = Positive Edge Transition
 Z = High Impedance State \overline{Q}_0 = Previous Condition of \overline{Q}

Logic Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage 7V
Input Voltage 7V
Voltage Applied to Disabled Output 5.5V

Operating Free Air Temperature Range 0°C to $+70^{\circ}\text{C}$

Storage Temperature Range -65°C to +150°

Typical θ_{JA}

 N Package
 56.0°C/W

 M Package
 75.0°C/W

5.5V
0°C to +70°C
-65°C to +150°C

-65°C to +150°C

-65°C to +00°C

-65°C to +150°C

-65°C

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
Гон	HIGH Level Output Current				-2.6	mA
I _{OL}	LOW Level Output Current				24	mA
f _{CLOCK}	Clock Frequency		0		30	MHz
t _W	Width of Clock Pulse	HIGH	16.5			ns
		LOW	16.5			115
t _{SU}	Data Setup Time (Note 3)		15↑			ns
t _H	Data Hold Time (Note 3)		0↑			ns
T _A	Free Air Operating Temperature		0		70	°C


Note 3: The (↑) arrow indicates the positive edge of the Clock is used for reference.


Electrical Characteristics


over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol Parameter		Condition	ons	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$	$I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = 4.5V$ $V_{IL} = V_{IL} Max$	I _{OH} = Max	2.4 3.	3.2		٧
		$V_{CC} = 4.5V \text{ to } 5.5V$	$I_{OH} = -400 \mu A$	V _{CC} – 2			V
V _{OL}	LOW Level Output Voltage	V _{CC} = 4.5V V _{IH} = 2V	I _{OL} = 24 mA		0.35	0.5	V
l _l	Input Current @ Maximum Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V				0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA
Io	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I _{OZH}	OFF-State Output Current HIGH Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 2.7V$				20	μА
I _{OZL}	OFF-State Output Current LOW Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V$ $V_{O} = 0.4V$				-20	μА
I _{CC}	Supply Current	V _{CC} = 5.5V	Outputs HIGH		10	18	mA
		Outputs OPEN	Outputs LOW		15	24	mA
			Outputs Disabled		16	30	mA

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V			30		MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	$R_L = 500\Omega$ $C_L = 50 \text{ pF}$	Clock	Any Q	4	14	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Clock	Any Q	4	14	ns
t _{PZH}	Output Enable Time to HIGH Level Output		Output Control	Any Q	4	18	ns
t _{PZL}	Output Enable Time to LOW Level Output		Output Control	Any Q	4	18	ns
t _{PHZ}	Output Disable Time from HIGH Level Output		Output Control	Any Q	2	10	ns
t _{PLZ}	Output Disable Time from LOW Level Output		Output Control	Any Q	3	15	ns







20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com