

### FEATURES:

- 8-bit resolution
- 30 MSPS conversion rate
- Overflow Output
- Low power consumption: 500mW
- Guaranteed no missing codes
- Power-Down mode
- Extended analog input range
- On-chip EDC (Error Detection and Correction)
- Tri-state outputs
- Improved output logic HIGH drive, no pull-up needed
- No sample and hold required
- Differential Phase = 1 Degree
- Differential Gain = 2%
- TTL-compatible
- Available in 28-pin CERDIP and Plastic DIP or LCC
- Military product is compliant to MIL-STD-883, Class B


### DESCRIPTION:

The IDT75C58 is a 30 MegaSample per Second (MSPS), fully parallel, 8-bit Flash Analog to Digital Converter. The wide input analog bandwidth of 10MHz permits the conversion of analog input signals with full-power frequency components up to this limit with no input sample and hold. Low power consumption due to CMOS™ processing virtually eliminates thermal considerations. The IDT75C58 is available in 28-pin plastic and hermetic DIPs and a 28-pin LCC.

The IDT75C58 consists of a reference voltage generator, 256 comparators, encoding and EDC (Error Detection and Correction) logic and an output data register. A single clock starts the conversion process and controls all internal operations. An additional comparator detects an Overflow condition ( $V_{IN}$  more positive than Full-Scale + 1LSB) and activates the OVFL output. This output, together with two output enable inputs (OE1 and OE2), allow the stacking of two IDT75C58s for 9-bit resolution with no external components.

The IDT75C58 military Flash A/D Converters are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to military temperature applications demanding the highest level of performance and reliability.

### FUNCTIONAL BLOCK DIAGRAM





CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

**PIN CONFIGURATIONS**



**GENERAL INFORMATION**

The IDT75C58 has four functional sections: a comparator array, a reference voltage generator, encoding logic with EDC and output logic. The comparator array compares the input signal with 256 reference voltages to produce an N- of -256 code. This is sometimes called a "Thermometer" code because all of the comparators with their reference voltage less than the input signal will be "on" while those with their reference above the input will be "off".

The reference voltage generator consists of a string of precisely matched resistors which generate the 256 voltages needed by the comparators. The voltages at the ends of the resistor string set the maximum and minimum conversion range and are typically 0V and -2V, respectively.

Included in the encoding function is Error Detection and Correction logic which ensures that a corrupted Thermometer code is correctly encoded.

The output logic latches and holds the data constant between samples. The output timing is designed for an easy interface to external latches or memories using the same clock as the ADC.

**POWER**

The IDT75C58 requires two power supply voltages, VCC and VEE. Typically, VEE = -5.0V and VCC = +5.0V. Two separate grounds are provided, AGND and DGND, the analog and digital grounds. The difference between AGND and DGND must not exceed ± 0.1V and all power and ground pins must be connected.

**REFERENCE**

The IDT75C58 converts analog input signals that are within the range of the reference ( $V_{RB} \leq V_{IN} \leq V_{RT}$ ) into digital form. V<sub>RB</sub> (Reference Bottom) and V<sub>RT</sub> (Reference Top) are applied across the reference resistor chain and both must be within the range of +2.1V to -2.1V. In addition, the voltage applied across the reference resistor chain (V<sub>RT</sub>-V<sub>RB</sub>) must be between 1.8V and 2.2V, with V<sub>RT</sub> more positive than V<sub>RB</sub>. Nominally, V<sub>RT</sub> = 0.0V and V<sub>RB</sub> = -2.0V.

The IDT75C58 provides a midpoint tap, R<sub>M</sub>, which allows the converter to be adjusted for optimum linearity or a non-linear transfer function. Adjustment of R<sub>M</sub> is not necessary to meet the linearity specification. Figure 6 shows a circuit which will provide approximately 1/2 LSB adjustment to the midpoint. The characteristic impedance of R<sub>M</sub> is about 170Ω and this node should be driven from a low impedance source. Any noise introduced at this point will couple directly into the resistor chain, seriously affecting performance.

Due to the unavoidable coupling with the clock and the input signal, R<sub>T</sub> and R<sub>B</sub> should provide low AC impedance to ground. For applications with a fixed reference, a bypass capacitor is recommended.

**CONTROL**

Two function control pins,  $\overline{OE1}$  and OE2 control the outputs with the function shown in Table 1.

**IB Adj**

An analog control pin, IB Adj, controls the bias current in the comparators. Normally, this pin is connected to analog ground. To reduce the quiescent current, a "power-down" mode, IB Adj may be connected to VEE. For somewhat better analog performance at higher input frequencies, IB Adj may be connected to a voltage between AGND and VCC.

**CONVERT**

The IDT75C58 begins a conversion with every rising edge of the convert signal, CONV. The analog input signal is sampled on the rising edge of CONV, while the outputs of the comparators are encoded on the falling edge. The next rising edge latches the encoder output which is presented on the output pins.

The input sample is taken within 15ns of the rising edge of CONV. This is called t<sub>STO</sub> or the Sampling Time Offset. This delay varies by a few nanoseconds from part to part and as a function of temperature, but the short term uncertainty or jitter is less than 60ps. If the maximum CONV pulse width HIGH time (t<sub>PWH</sub>) is exceeded, the accuracy of the input sample may be impaired. The maximum CONV pulse width LOW time (t<sub>PWL</sub>) may be exceeded, but the digital output data for the sample taken by the previous rising edge of CONV will be meaningless. It is recommended that CONV be held LOW during longer periods of inactivity.

The digital output data is presented at t<sub>D</sub>, the Digital Output Delay Time, after the next rising edge of CONV. Previous output data is held for the t<sub>HO</sub> (Output Hold Time) after the rising edge of CONV to allow for non-critical timing in the external circuitry. This means that the data for sample N is acquired while the converter is taking sample N+2.



**ANALOG INPUT**

The IDT75C58 uses strobed, auto-zeroing, latching comparators. Both analog input pins must be connected together as close to the package as possible. The input signal must remain within the range of  $V_{CC}$  to  $V_{EE}$  to prevent damage to the device.

If the analog input signal is within the reference voltage range, the output will be a binary number between 0 and 255. An input signal below  $V_{RB}$  will yield a full-scale (all outputs low) output while an input above  $V_{RT}$  will cause an OVFL output.

STEP	RANGE		OUTPUT	OVFL
	-2.0000V FS 7.8125mV/Step	-2.0480V FS 8.000mV/Step		
256	0.0000V	0.0000V	11111111	1
255	-0.0078V	-0.0080V	11111111	0
254	-0.0156V	-0.0160V	11111110	0
⋮	⋮	⋮	⋮	⋮
129	-0.9961V	-1.0160V	10000000	0
128	-1.0039V	-1.0240V	01111111	0
127	-1.0118V	-1.0320V	01111110	0
⋮	⋮	⋮	⋮	⋮
001	-1.9921V	-2.040V	00000001	0
000	-2.0000V	-2.048V	00000000	0

Figure 1. Output Coding




Figure 2. Timing Diagram




Figure 3. Output, Enable/Disable Timing

$\overline{OE1}$	$\overline{OE2}$	$D_0 - D_7$	OVFL
0	1	Valid	Valid
1	1	High Z	Valid
X	0	High Z	High Z

Table 1. Function Control




Figure 4. Output Load 1

**ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>**

SYMBOL	RATING	VALUE	UNIT
<b>POWER SUPPLY</b>			
$V_{CC}$	Measured to $D_{GND}$	-0.5 to +7.0	V
$V_{EE}$	Measured to $A_{GND}$	-0.5 to -7.0	V
$A_{GND}$	Measured to $D_{GND}$	-0.5 to +0.5	V
<b>INPUT VOLTAGE</b>			
CONV, OE1, OE2	Measured to $D_{GND}$	-0.5 to $V_{CC} + 0.5$	V
$V_{IN}, V_{RT}, V_{RB}$	Measured to $A_{GND}$	$V_{CC}$ to $V_{EE}$	V
$V_{RT}$	Measured to $V_{RB}$	-4.0 to +4.0	V
<b>OUTPUT</b>			
Applied Voltage <sup>(2)</sup>	Measured to $D_{GND}$	-0.5 to $V_{CC} + 0.5$	V
Applied Current <sup>(2, 3, 4)</sup>	Externally forced	-3.0 to +6.0	mA
Short Circuit Duration	Single output High to $D_{GND}$	1.0	S
<b>TEMPERATURE</b>			
Operating, Ambient	Military	-55 to +125	°C
	Commercial	0 to +70	°C
Storage	Military	-65 to +150	°C
	Commercial	-55 to +125	°C

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect reliability. Absolute Maximum Ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current when flowing into the device.

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	TEMPERATURE RANGE						UNIT
			COMMERCIAL			MILITARY			
			MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
<b>POWER SUPPLY</b>									
$V_{CC}$	Positive Power Supply		4.75	5.0	5.25	4.5	5.0	5.5	V
$V_{EE}$	Negative Power Supply		-4.75	-5.2	-5.5	-4.5	-5.2	-5.5	V
$V_{AGND}$	Analog Ground Voltage (ref $D_{GND}$ )		-0.1	0	+0.1	-0.1	0	+0.1	V
$I_{CC}$	Positive Supply Current	$V_{CC} = \text{Max.}, \text{Static}^{(1)}$	—	50	70	—	60	80	mA
$I_{EE}$	Negative Supply Current	$V_{EE} = \text{Max.}, \text{Static}^{(1)}$	—	-15	-25	—	-15	-25	mA
<b>DIGITAL INPUTS (CONV, NMINV, NLINV)</b>									
$V_{IL}$	Input Voltage, Logic LOW <sup>(4)</sup>		-0.5	—	0.8	-0.5	—	0.8	V
$V_{IH}$	Input Voltage, Logic HIGH <sup>(4)</sup>		2.0	—	$V_{CC} + 1$	2.0	—	$V_{CC} + 1$	V
$I_{IL}$	Input Current, Logic LOW	$V_{CC} = \text{Max.}, V_{IL} = 0.5 \text{ V}$	—	—	$\pm 10$	—	—	$\pm 10$	$\mu\text{A}$
$I_{IH}$	Input Current, Logic HIGH	$V_{CC} = \text{Max.}, V_{IH} = 2.4 \text{ V}$	—	—	$\pm 10$	—	—	$\pm 10$	$\mu\text{A}$
$I_I$	Input Current, Max. Input Voltage	$V_{CC} = \text{Max.}, V_I = V_{CC}$	—	—	50	—	—	50	$\mu\text{A}$
$C_I$	Digital Input Capacitance <sup>(4)</sup>	$T_A = +25^\circ\text{C}, F = 1 \text{ MHz}$	—	—	15	—	—	15	pF
<b>DIGITAL OUTPUTS</b>									
$I_{OL}$	Output Current, Logic LOW	$V_{CC} = \text{Min.}, V_O = 0.4 \text{ V}$	—	—	4.0	—	—	4.0	mA
$I_{OH}$	Output Current, Logic HIGH	$V_{CC} = \text{Min.}, V_O = 2.4 \text{ V}$	—	—	-2	—	—	-2	mA
$I_{OZ}$	Output High Z Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$	—	5	—	—	5	—	$\mu\text{A}$
$V_{OH}$	Output Voltage, Logic HIGH	$V_{CC} = \text{Min.}, I_{OH} = \text{Max.}$	2.4	—	—	2.4	—	—	V
$V_{OL}$	Output Voltage, Logic Low	$V_{CC} = \text{Min.}, I_{OL} = \text{Max.}$	—	—	0.5	—	—	0.5	V
$I_{OS}$	Output Short Circuit Current	$V_{CC} = \text{Max.}^{(2)}$	—	—	-50	—	—	-50	mA
<b>REFERENCE</b>									
$V_{RT}$	Most Positive Reference Voltage <sup>(3)</sup>		-0.1	0	+0.1	-0.1	0	+0.1	V
$V_{RB}$	Most Negative Reference Voltage <sup>(3)</sup>		-1.9	-2.0	-2.1	-1.9	-2.0	-2.1	V
$V_{RT} - V_{RB}$	Reference Voltage Range		1.8	2.0	2.2	1.8	2.0	2.2	V
$I_{REF}$	Reference Current ( $R_T$ to $R_B$ )	$V_{RT}, V_{RB} = \text{Nom.}$	—	5	9	—	6	10	mA
$R_{REF}$	Reference Resistance ( $R_T$ to $R_B$ )	$V_{RT}, V_{RB} = \text{Nom.}$	250	400	—	220	330	—	Ohm
<b>ANALOG INPUT</b>									
$V_{IN}$	Input Voltage Range		$V_{RB}$	—	$V_{RT}$	$V_{RB}$	—	$V_{RT}$	V
$R_{IN}$	Equiv. Input Resistance <sup>(4)</sup>	$V_{RT}, V_{RB} = \text{Nom.}, V_{IN} = V_{RB}$	100	—	—	100	—	—	KOhm
$C_{IN}$	Equiv. Input Capacitance <sup>(4)</sup>	$V_{RT}, V_{RB} = \text{Nom.}, V_{IN} = V_{RB}$	—	—	50	—	—	50	pF
$I_{CB}$	Input Const. Bias Current	$V_{EE} = \text{Max.}$	—	—	10	—	—	10	$\mu\text{A}$
$T_A$	Ambient Temperature, Still Air		0	—	70	—	—	—	$^\circ\text{C}$
$T_C$	Case Temperature		—	—	—	-55	—	+125	$^\circ\text{C}$

## NOTES:

1. Worst case, all digital inputs and outputs LOW.
2. Output HIGH, one pin to ground, one second duration.
3.  $V_{RT}$  must be more positive than  $V_{RB}$  and the voltage reference must be within the specified range. Although the device is specified and tested with the reference equal to 0V and -2V, the part will operate with  $V_{RT}$  up to +2.1V. Likewise, the reference range may vary from 1.2V to 2.6V.
4. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C58 x 20 (20 MHz Version)

Specifications over the DC Electrical range unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	TEMPERATURE RANGE						UNIT	
			COMMERCIAL			MILITARY				
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
$F_S$	Conversion Rate	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}$	20	30	–	20	30	–	MSPS	
$t_{PWL}$	CONV. Pulse Width Low <sup>(4)</sup>		18	–	100,000	18	–	100,000	ns	
$t_{PWH}$	CONV. Pulse Width HIGH <sup>(4)</sup>		22	–	20,000	22	–	20,000	ns	
$t_{STO}$	Sampling Time Offset	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}$	0	–	10	0	–	15	ns	
$E_{AP}$	Aperture Error <sup>(5)</sup>		–	–	60	–	–	60	ps	
$t_D$	Digital Output Delay	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	–	30	–	–	35	ns	
$t_{HO}$	Digital Output Hold Time	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	5	–	–	5	–	–	ns	
$t_{HZ}$	Output Disable Time from High <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	5	10	–	5	10	ns	
$t_{LZ}$	Output Disable Time from Low <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	5	10	–	5	10	ns	
$t_{ZH}$	Output Enable Time to High <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	12	18	–	12	–	ns	
$t_{ZL}$	Output Enable Time to Low <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	12	18	–	12	18	ns	
$E_{LI}$	Linearity Error, Integral	$V_{RT}, V_{RB} = \text{Nom.}$	1/2 LSB <sup>(2)</sup>	–	–	0.2	–	–	0.2	%FS
			3/4 LSB <sup>(2)</sup>	–	–	0.3	–	–	0.3	%FS
$E_{LD}$	Linearity Error, Differential	$V_{RT}, V_{RB} = \text{Nom.}$	–	–	0.2	–	–	0.2	%FS	
CS	Code Size <sup>(1)</sup>		25	100	175	25	100	175	%Nom	
$E_{OT}$	Offset Error, Top	$V_{IN} = \text{midpoint code } 255$	–	10	20	–	10	20	mV	
$E_{OB}$	Offset Error, Bottom	$V_{IN} = \text{midpoint code } 0$	–	–10	–20	–	–10	–20	mV	
$E_{OO}$	Offset Error, OVFL <sup>(3)</sup>	$V_{IN} = V_{RT}$	–6	0	6	–6	0	6	mV	
$T_{CO}$	Offset Error, Temperature Coefficient <sup>(5)</sup>	$V_{IN} = V_{RB}$	–	–	±20	–	–	±20	µV/°C	
BW	Bandwidth, Full Power Input		7	12	–	5	10	–	MHz	
$T_{TR}$	Transient Response, Full Scale <sup>(5)</sup>		–	–	20	–	–	20	nS	
SNR	Signal to Noise Ratio	20 MSPS Conversion Rate, 10 MHz Bandwidth								
	Peak Signal/RMS Noise	1.248 MHz Input	54	56	–	53	55	–	dB	
		2.438 MHz Input	53	56	–	52	55	–	dB	
RMS Signal/RMS Noise	1.248 MHz Input	45	47	–	44	46	–	dB		
	2.438 MHz Input	44	47	–	43	46	–	dB		
NPR	Noise Power Ratio	DC to 10 MHz White Noise Bandwidth 4 Sigma Loading 1.248 MHz Slot 20 MSPS Conversion Rate	36.5	39	–	36.5	39	–	dB	
DP	Differential Phase Error	$F_S = 4 \times \text{NTSC}$	–	.5	1	–	.5	1	Degree	
DG	Differential Gain Error	$F_S = 4 \times \text{NTSC}$	–	1	2	–	1	2	%	

## NOTES:

1. Guarantees no missing codes.
2. See the ordering information section regarding the part number designation.
3. A 0mV offset means 1 LSB above the 255th code threshold.
4. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
5. This parameter is guaranteed but not tested in production.

## AC ELECTRICAL CHARACTERISTICS FOR IDT75C58 x 30 (30 MHz Version)

Specifications over the DC Electrical range unless otherwise stated

SYMBOL	PARAMETER	TEST CONDITIONS	TEMPERATURE RANGE						UNIT	
			COMMERCIAL			MILITARY				
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
$F_S$	Conversion Rate	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}$	30	40	–	30	40	–	MSPS	
$t_{PWL}$	CONV, Pulse Width Low <sup>(4)</sup>		14	–	100,000	14	–	100,000	ns	
$t_{PWH}$	CONV, Pulse Width HIGH <sup>(4)</sup>		14	–	20,000	14	–	20,000	ns	
$t_{STO}$	Sampling Time Offset	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}$	0	–	10	0	–	15	ns	
$E_{AP}$	Aperture Error <sup>(5)</sup>		–	–	60	–	–	60	ps	
$t_D$	Digital Output Delay	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	–	25	–	–	28	ns	
$t_{HO}$	Digital Output Hold Time	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	5	–	–	5	–	–	ns	
$t_{HZ}$	Output Disable Time from High <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	5	–	–	5	–	ns	
$t_{LZ}$	Output Disable Time from Low <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	5	–	–	5	–	ns	
$t_{ZH}$	Output Enable Time to High <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	12	–	–	12	–	ns	
$t_{ZL}$	Output Enable Time to Low <sup>(5)</sup>	$V_{CC} = \text{Min.}, V_{EE} = \text{Min.}, \text{Load } 1$	–	12	–	–	12	–	ns	
$E_{LI}$	Linearity Error, Integral	$V_{RT}, V_{RB} = \text{Nom.}$	3/4 LSB <sup>(2)</sup>	–	–	0.3	–	–	0.3	%FS
			1 LSB <sup>(2)</sup>	–	–	0.4	–	–	0.4	%FS
$E_{LD}$	Linearity Error, Differential	$V_{RT}, V_{RB} = \text{Nom.}$	–	–	0.2	–	–	0.2	%FS	
CS	Code Size <sup>(1)</sup>		25	100	175	25	100	175	%Nom	
$E_{OT}$	Offset Error, Top	$V_{IN} = \text{midpoint code } 255$	–	10	45	–	45	20	mV	
$E_{OB}$	Offset Error, Bottom	$V_{IN} = \text{midpoint code } 0$	–	–10	–30	–	–30	–20	mV	
$E_{OO}$	Offset Error, OVFL <sup>(3)</sup>	$V_{IN} = V_{RT}$	–6	0	6	–6	0	6	mV	
$T_{CO}$	Offset Error, Temperature Coefficient <sup>(5)</sup>	$V_{IN} = V_{RB}$	–	–	$\pm 20$	–	–	$\pm 20$	$\mu\text{V}/^\circ\text{C}$	
BW	Bandwidth, Full Power Input		10	13	–	8	10	–	MHz	
$T_{TR}$	Transient Response, Full Scale <sup>(5)</sup>		–	–	20	–	–	20	nS	
SNR	Signal to Noise Ratio	30 MSPS Conversion Rate, 15 MHz Bandwidth								
	Peak Signal/RMS Noise	5 MHz Input 10 MHz Input	50 49	53 52	–	49 48	53 52	–	dB dB	
	RMS Signal/RMS Noise	5 MHz Input 10 MHz Input	41 40	44 43	–	40 39	44 43	–	dB dB	
NPR	Noise Power Ratio	DC to 15 MHz White Noise Bandwidth 4 Sigma Loading 5 MHz Slot 30 MSPS Conversion Rate	–	–	–	–	–	–	dB	
DP	Differential Phase Error	$F_S = 4 \times \text{NTSC}$	–	.5	1	–	.5	1	Degree	
DG	Differential Gain Error	$F_S = 4 \times \text{NTSC}$	–	1	2	–	1	2	%	

## NOTES:

1. Guarantees no missing codes
2. See the ordering information section regarding the part number designation.
3. A 0mV offset means 1 LSB above the 255th code threshold
4. No damage to the part will occur if the Max. times are exceeded. See the Convert section for more information about the Conv Max. time limitations.
5. This parameter is guaranteed but not tested in production

## CALIBRATION

The calibration of the IDT75C58 involves the setting of the 1st and 255th comparator thresholds to the desired voltages. This is done by varying the top and bottom voltages on the reference resistor chain,  $V_{RT}$  and  $V_{RB}$ , to compensate for any internal offsets. Assuming a nominal 0V to -2V reference range, apply -0.0039V (1/2 LSB from 0V) to the analog input, continuously strobe the device and adjust  $V_{RT}$  until the OVFL output toggles between 0 and 1. To adjust the first comparator, apply -1.996V (1/2 LSB from -2V) to the analog input and adjust  $V_{RB}$  until the converter output toggles between the codes 0 and 1.

The offset errors are caused by the parasitic resistance between the package pins and the actual resistor chain on-chip and are shown as R1 and R2 in the Functional Block Diagram. The offset errors,  $E_{OT}$  and  $E_{OB}$ , are specified in the AC Electrical Characteristics and indicate the degree of adjustment needed.

The previously described calibration scheme requires that both ends of the reference resistor chain be adjustable, i.e. be driven by operational amplifiers. A simpler method is to connect the top of the resistor chain,  $R_T$ , to analog ground or 0V and to adjust this end of the range with the input buffer offset control. The offset error at the bottom of the resistor chain results in a slight gain error which can be compensated for by varying the voltage applied to  $R_B$ . This is a preferred method for gain adjustment since it is not in the input signal path. See Figure 5 for a detailed circuit diagram of this method.


## TYPICAL INTERFACE

Figure 5 shows a typical application example for the IDT75C58. The analog input amplifier is a bipolar wideband operational amplifier whose low impedance output directly drives the A/D Converter. The input buffer amplifier is configured with a gain of minus two which will convert a standard video input signal (1V p-p) to the recommended 2V converter input range. Both  $V_{IN}$  pins are connected together as close to the package as possible and the input buffer feedback loop is closed at this point. Bipolar inputs, as well as the calibration of the reference top, are accomplished using the offset control. A band-gap reference is used to provide a stable voltage for both the offset and gain control. A variable capacitor in the input buffer feedback loop allows optimization of either the step or frequency response and may be replaced by a fixed value in the final version of the printed circuit board.

To ensure operation to the rated specifications, proper decoupling is needed. The bypass capacitors should be located close to the chip with the shortest lead length possible. Massive ground planes are recommended. If separate digital and ground planes are used, they should be connected together at one point close to the IDT75C58.

The bottom reference voltage,  $V_{RB}$ , is supplied by an inverting amplifier buffered by a PNP transistor. The transistor provides a low impedance source and is necessary to provide the current flowing through the resistor chain. The bottom reference voltage may be adjusted to cancel the gain error introduced by the offset voltage,  $E_{OB}$ , as discussed in the calibration section.





**PARTS LIST**

R1	0.0Ω
R2	80.7Ω
R3	1KΩ
R4	2KΩ
R5	220Ω
R6	2KΩ
R7	1KΩ
R8	2KΩ
R9	2KΩ
R10	10KΩ
R11	20KΩ
R12	27Ω
C1-C4	10μF
C5-C15	0.1μF
C16	1-6pF Variable
U1	IDT75C58
U2	HA-2539-5
U3	uA741C
U4	LM313
Q1	2N2907
L1, L2	Ferrite Bead

Figure 5. Application Example




Figure 6. Mid-Point Adjust




Figure 7. Simplified 9-Bit Application

ORDERING INFORMATION

IDT	XXXX Device Type	X Power	X Speed	X Package	X Process/ Temperature Range		
						BLANK	Commercial (0°C to +70°C)
						B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
						P	Plastic Dip
						D	CERDIP (600 mil)
						L	LCC (450 mil square)
						SO	Small Outline IC
			20				MHz
			30				MHz
		S					Standard Power, 1/2 LSB Integral Linearity
		SB					Standard Power, 3/4 LSB Integral Linearity
		SC					Standard Power, 1 LSB Integral Linearity
						75C58	Flash A/D Converter