DATA SHEET



MB8116100-60/-70/-80

CMOS 16M x 1 BIT FAST PAGE MODE DYNAMIC RAM

CMOS 16,777,216 x 1 Bit Fast Page Mode Dynamic RAM

The Fujitsu MB8116100 is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 16,777,216 memory cells in a x1 configuration. The MB8116100 features a "fast page" mode of operation whereby high-speed random access of up to 4,096-bits of data within the same row can be selected. The MB8116100 DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8116100 is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8116100 is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8116100 are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Parameter	MB8116100-60	MB8116100-70	MB8116100-80
RAS Access Time	60ns max.	70ns max.	80ns max.
Randam Cycle Time	110ns min.	130ns min.	150ns min.
Address Access Time	30ns max.	35ns max.	40ns max.
CAS Access Time	15ns max.	17ns max.	20ns max.
Fast Page Mode Cycle Time	40ns min.	45ns min.	50ns min.
Low Power Dissipation Operating current	550mW max.	440mW max.	
Standby current	11mW max	(TTL level) / 5.5mW	max (CMOS level)

- 16,777,216 words x 1 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 4096 refresh cycles every 65.6ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	٧
Voltage of V CC supply relative to VSS	V _{cc}	-1 to +7	٧
Power Dissipation	PD	1.0	w
Short Circuit Output Current		50	mA
Operating Temperature	T _{OPE}	0 to 70	°C
Storage Temperature	T _{STG}	-55 to +125	°C


NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Plastic SOJ Package (LCC-28P-M06)




Plastic ZIP Package (ZIP-24P-M03)



Plastic SVP Package (SVP-32P-M02)

Marking side




Plastic TSOP Packages (FPT-28P-M05) (FPT-28P-M06) (Normal Bend) (Reverse Bend)

Package and Ordering Information

- 28-pin plastic (400mil) SOJ, order as MB8116100-xxPJ
- 24-pin plastic (475mil) ZIP, order as MB8116100-xxPZ
- 32-pin plastic (13 x 25mm) SVP, order as MB8116100-xxPV
- 28-pin plastic (400mil) TSOP-II with normal bend leads, order as MB8116100-xxPFTN
- 28-pin plastic (400mil) TSOP-II with reverse bend leads order as MB8116100-xxPFTR


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A= 25°C, f = 1MHz)

Parameter	Symbol	Тур	Mex	Unit
Input Capacitance, A0 to A11, DIN	C _{IN1}	_	5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}	-	5	pF
Output Capacitance, DOUT	C _{OUT}	-	7	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Ambient Operating Temp
Comple Vallage		V _{cc}	4.5	5.0	5.5		
Supply Voltage	ر ت	V _{SS}	0	0	0	V	
Input High Voltage, all inputs	1	VIH	2.4	-	6.5	٧	0 ℃ to +70 ℃
Input Low Voltage, all inputs *	1	VIL	-0.5		0.8	٧	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20ns are acceptable.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-four input bits are required to decode any one of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A0-A11) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 4. First, twelve row address bits are applied on pins A0-through-A11 and latched with the row address strobe (\overline{RAS}) then, twelve column address bits are applied and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after the flow (\overline{CAS}) is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of two basic ways—an early write cycle and a read-modify-write cycle. The falling edge of WE or CAS, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by CAS and the setup/hold times are referenced to CAS because WE goes Low before CAS. In a delayed write or a read-modify-write cycle, WE goes Low after CAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

tRAC: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD (max).

tAA : from column address input when trad is greater than trad (max).

The data remains valid until either CAS returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 4096-bits can be accessed and, when multiple MB8116100s are used, CAS is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

DC CHARACTERISTICS
(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter Notes		B	O		Values				
		Symbol Conditions		Min	Тур	Max	Unit		
Output high voltage Output low voltage		V _{OH}	I _{OH} = -5 mA	2.4	-	-	v		
		V _{OL}	I _{OL} = 4.2 mA	_	1	0.4	l		
Input leakage current	(any input)	l I(L)	$0 \le V_{IN} \le V_{CC}$; $4.5V \le V_{CC} \le 5.5V$; $V_{SS} = 0V$; All other pins not under test = $0V$	-10	ı	10	μΑ		
Output leakage curren	nt .	l _{O(L)}	0V≤V _{OUT} ≤ Vcc Data out disabled	-10	_	10			
Operating current	MB8116100-60		<u></u>		:	100			
(Average power supply current)	MB8116100-70	I _{CC1}	RAS & CAS cycling;	_	-	90	mA		
2	MB8116100-80					80	1		
Standby current (Power supply	TTL level		RAS = CAS = VIH			2.0			
current) 2	CMOS level	l ^{CC5}	RAS = CAS ≥ V _{CC} -0.2V			1.0	mA		
Refresh current #1	MB8116100-60					100	mA		
(Average power sup-	MB8116100-70	I _{CC3}	CAS = VIH, RAS cycling; trc = min	-	_	90			
ply current) 2	MB8116100-80					80			
Fast Page Mode	MB8116100-60		RAS =VIL, CAS cycling;		_	100			
current 2	MB8116100-70	CC4	t ⊵c = min		_	90	mA		
	MB8116100-80					80			
Refresh current #2	MB8116100-60		RAS cycling;			100			
(Average power sup-	MB8116100-70	I _{CC5}	CAS-before-RAS;	_	_	90	mA		
ply current) 2	MB8116100-80		tac = min			80]		

AC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.) Notes 3. 4. 5

No. Personeter No.	At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5											
1 Time Between Refresh 1 Reg		Barania Nasa	Symbol			MB8110	5100-70	MB8116	Hell			
Random Read/Write Cycle Time		Parameter Notes	Зуньог	Min	Max	Min	Max	Min	Max	UBR		
Read-Modify-Write Cycle Time	1	Time Between Refresh	t REF		65.6	_	65.6	_	65.6	ms		
Access Time from RAS \$3	2	Random Read/Write Cycle Time	t _{RC}	110		130		150		ns		
Access Time from CAS T.B 1 _{CAC} - 15 - 17 - 20 ns	3		t _{RWC}	130	_	152	_	175		ns		
Column Address Access Time S.9 1 _{AA} 30 35 40 ns	4	Access Time from RAS 6,9	t _{RAC}		60		70		80	ns		
Toutput Hold Time	5	Access Time from CAS 7,9	t _{CAC}		15		17	_	20	ns		
8	6	Column Address Access Time 8,9	t _{AA}		30		35	_	40	ns		
9 Output Buffer Turn off Delay Time	7	Output Hold Time	t _{OH}	3		3	_	3		ns		
10 Transition Time	8	Output Buffer Turn On Delay Time	ton	0		0		0		ns		
Tas Precharge Time 1 Properties	9	Output Buffer Turn off Delay Time 10	t _{OFF}		15		17	<u> </u>	20	ns		
Table Tabl	10	Transition Time	t _T	3	50	3_	50	3	50	ns		
13 RAS Hold Time t RSH 15 — 17 — 20 — ns 14 CAS to RAS Precharge Time t CAP 0 — 0 — 0 — ns 15 RAS to CAS Delay Time 11,12 t RCD 20 45 20 53 20 60 ns 16 CAS Pulse Width t CAS 15 — 17 — 20 — ns 17 CAS Hold Time t CASH 60 — 70 — 80 — ns 18 CAS Precharge Time (Normal) 17 t CSH 60 — 70 — 80 — ns 18 CAS Precharge Time (Normal) 17 t CSH 60 — 70 — 80 — ns 19 Row Address Set Up Time t ASB 0 — 0 — 0 — 0 — ns 21 Colu	11	RAS Precharge Time	t _{RP}	40	_	50	_	60	_	ns		
14 CAS to RAS Precharge Time to RAP 0 — 0 — 0 — ns 15 RAS to CAS Delay Time 11,12 troop 20 45 20 53 20 60 ns 16 CAS Pulse Width troop 15 — 17 — 20 — ns 17 CAS Hold Time to AS Hold Time to AS Hold Time 10 — 10 — 10 — ns 18 CAS Precharge Time (Normal) 17 top 10 — 10 — 10 — ns 18 CAS Precharge Time (Normal) 17 top 10 — 10 — ns ns 18 CAS Precharge Time (Normal) 17 top 10 — 10 — ns ns 19 Reversed Conders of CAS Lead Time to Ass 0 — 0 — 0 — 0 — ns	12	RAS Pulse Width	t RAS	60	100000	70	100000	80	100000	ns		
15 RAS to CAS Delay Time	13	RAS Hold Time	t _{RSH}	15		17	1	20	1	ns		
16 CAS Pulse Width	14	CAS to RAS Precharge Time	t _{CRP}	0	_	0	ł	0	_	ns		
Table Tabl	15	RAS to CAS Delay Time 11,12	t _{RCD}	20	45	20	53	20	60	ns		
18 CAS Precharge Time (Normal) 17 1 _{CPN} 10 10 10 ns 19 Row Address Set Up Time t 1 _{ASR} 0 0 0 ns 20 Row Address Hold Time t 1 _{RAH} 10 10 10 ns 21 Column Address Set Up Time t 1 _{ASC} 0 0 0 ns 22 Column Address Hold Time t 1 _{CAH} 15 15 ns 23 Column Address Hold Time t 1 _{CAH} 15 15 ns 24 RAS to Column Address Delay Time 13 t 1 _{RAD} 15 30 15 35 15 40 ns 25 Column Address to RAS Lead Time t 1 _{RAL} 30 35 40 ns 26 Column Address to CAS Lead time t 1 _{CAL} 30 35 40 ns 27 Read Command Set Up Time t 1 _{RCS} 0 0 0 ns 28 Read Command Hold Time t 1 _{RCH} 0 0 0 ns 29 Read Command Hold Time 14 t 1 _{RCH} 0 0 0 ns 30 Write Command Set Up Time 15 t 1 _{WCS} 0 0 0 ns 31 Write Command Hold Time t 1 _{WCH} 15 15 15 ns 32 Write Hold Time from RAS t 1 _{WCH} 15 15 15 ns 34 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 34 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 35 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 34 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 35 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 34 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 35 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 36 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 36 Write Command to RAS Lead Time t 1 _{RWL} 15 17 20 ns 37 Write Command to RAS Lead Time t 1 _{RWL} 15	16	CAS Pulse Width	t CAS	15	_	17		20	-	ns		
19 Row Address Set Up Time 1	17	CAS Hold Time	t _{CSH}	60		70	1	80		ns		
20 Row Address Hold Time t RAH 10 — 10 — 10 — ns 21 Column Address Set Up Time t ASC 0 — 0 <td< td=""><td>18</td><td>CAS Precharge Time (Normal) 17</td><td>t_{CPN}</td><td>10</td><td>-</td><td>10</td><td>1</td><td>10</td><td>1</td><td>ns</td></td<>	18	CAS Precharge Time (Normal) 17	t _{CPN}	10	-	10	1	10	1	ns		
21 Column Address Set Up Time t ASC 0 — 0 — 0 — ns 22 Column Address Hold Time t CAH 15 — 15 — 15 — ns 23 Column Address Hold Time from RAS t AR 35 — 35 — 35 — ns 24 RAS to Column Address Delay Time 13 t RAD 15 30 15 35 15 40 ns 25 Column Address to RAS Lead Time t RAL 30 — 35 — 40 — ns 26 Column Address to CAS Lead time t CAL 30 — 35 — 40 — ns 26 Column Address to CAS Lead time t RAL 30 — 35 — 40 — ns 27 Read Command Set Up Time t RAS t RAS 0 — 0 — 0 — ns 29	19	Row Address Set Up Time	t _{ASR}	0	_	0	-	0	_	ns		
22 Column Address Hold Time t CAH 15 — 15 — 15 — ns 23 Column Address Hold Time from RAS t AR 35 — 35 — 35 — ns 24 RAS to Column Address Delay Time 13 t RAD 15 30 15 35 15 40 ns 25 Column Address to RAS Lead Time t RAD 30 — 35 — 40 — ns 26 Column Address to CAS Lead time t CAL 30 — 35 — 40 — ns 27 Read Command Set Up Time t RCS 0 — 0 — 0 — 0 — ns 28 Read Command Hold Time 14 t RCH 0 — 0 — 0 — ns 30 Write Command Set Up Time 15 t WCS 0 — 0 — 0 — ns <	20	Row Address Hold Time	t _{RAH}	10		10		10		ns		
23 Column Address Hold Time from RAS t_{AR} 35 - 35 - 35 - ns 24 RAS to Column Address Delay Time 13 t_{RAD} 15 30 15 35 15 40 ns 25 Column Address to RAS Lead Time t_{RAL} 30 - 35 - 40 - ns 26 Column Address to CAS Lead time t_{CAL} 30 - 35 - 40 - ns 27 Read Command Set Up Time t_{RCS} 0 - 0 - 0 - ns 28 Read Command Hold Time 14 t_{RRH} 0 - 0 - 0 - ns 29 Read Command Hold Time 14 t_{RCH} 0 - 0 - 0 - ns 30 Write Command Set Up Time 15 t_{WCS} 0 - 0 - 0 - ns 31 Write Command Hold Time t_{WCH} 15 - 15 - 15 - ns 32 Write Hold Time from RAS t_{WCR} 35 - 35 - ns 33 WE Pulse Width t_{WP} 15 - 15 - 15 - ns 34 Write Command to RAS Lead Time t_{RWL} 15 - 17 - 20 - ns 35 T T T T T T T T T	21	Column Address Set Up Time	t ASC	0		0	1	0	_	ns		
24 RAS to Column Address Delay Time 13 t RAD 15 30 15 35 15 40 ns 25 Column Address to RAS Lead Time t RAL 30 - 35 - 40 - ns 26 Column Address to CAS Lead time t CAL 30 - 35 - 40 - ns 27 Read Command Set Up Time t RCS 0 - 0 - 0 - 0 - ns 28 Read Command Hold Time Referenced to RAS 14 t RRHH 0 - 0 - 0 - ns 30 Write Command Hold Time Referenced to CAS 14 t RRHH 0 - 0 - 0 - ns 30 Write Command Set Up Time 15 t WCB 0 - 0 - 0 - ns 31 Write Command Hold Time t WCB 15 - 15 - 15 - ns 32 Write Hold Time from RAS t WCB 35	22	Column Address Hold Time	t _{CAH}	15		15		15	_	ns		
25 Column Address to RAS Lead Time t RAL 30 — 35 — 40 — ns 26 Column Address to CAS Lead time t CAL 30 — 35 — 40 — ns 27 Read Command Set Up Time t RCS 0 — 0 — 0 — 0 — ns 28 Read Command Hold Time Referenced to RAS 14 t RRH 0 — 0 — 0 — ns 29 Read Command Hold Time Referenced to CAS 14 t RCH 0 — 0 — 0 — ns 30 Write Command Set Up Time 15 t WCS 0 — 0 — 0 — ns 31 Write Command Hold Time t WCH 15 — 15 — 15 — ns 32 Write Hold Time from RAS t WCH 15 — 15 — 15 — ns	23	Column Address Hold Time from RAS	t _{AR}	35	_	35	1	35		ns		
26 Column Address to CAS Lead time t CAL 30 — 35 — 40 — ns 27 Read Command Set Up Time t RCS 0 — 0 — 0 — 0 — ns 28 Read Command Hold Time Referenced to RAS 14 t RRHH 0 — 0 — 0 — 0 — ns 29 Read Command Hold Time Referenced to CAS 14 t RRHH 0 — 0 — 0 — 0 — ns 30 Write Command Set Up Time 15 t WCS 0 — 0 — 0 — ns 31 Write Command Hold Time RAS t WCH 15 — 15 — 15 — ns 32 Write Hold Time from RAS t WCR 35 — 35 — 35 — 35 — ns 33 WE Pulse Width t WCR 15 — 15 — 15 — ns 34 Write Command t	24	RAS to Column Address Delay Time 13	t RAD	15	30	15_	35	15	40	ns		
27 Read Command Set Up Time t RCS 0 — 0 — 0 — ns 28 Read Command Hold Time Referenced to RAS 14 t RRH 0 — 0 — 0 — ns 29 Read Command Hold Time Referenced to CAS 14 t RCH 0 — 0 — 0 — 0 — ns 30 Write Command Set Up Time 15 t WCS 0 — 0 — 0 — 0 — ns 31 Write Command Hold Time t WCH 15 — 15 — 15 — ns 32 Write Hold Time from RAS t WCH 35 — 35 — 35 — ns 33 WE Pulse Width t WCH 15 — 15 — 15 — ns 34 Write Command to RAS Lead Time t RML 15 — 17 — 20 — ns	25	Column Address to RAS Lead Time	t _{RAL}	30	_	35		40	,	ns		
28 Read Command Hold Time Referenced to RAS 14 t RRH 0 - 0 - 0 - ns 29 Read Command Hold Time Referenced to CAS 14 t RCH 0 - 0 - 0 - ns 30 Write Command Set Up Time 15 t WCS 0 - 0 - 0 - ns 31 Write Command Hold Time t WCH 15 - 15 - 15 - ns 32 Write Hold Time from RAS t WCR 35 - 35 - 35 - ns 33 WE Pulse Width t WP 15 - 15 - 15 - ns 34 Write Command to RAS Lead Time t RML 15 - 17 - 20 - ns	26	Column Address to CAS Lead time	t CAL	30	_	35	-	40		ns		
28 Referenced to RAS 14 1 RRH 0 - 0 - 0 - ns 29 Read Command Hold Time Referenced to CAS 14 t RCH 0 - 0 - 0 - ns 30 Write Command Set Up Time Step Set Up Time Set Up Ti	27	Read Command Set Up Time	t _{RCS}	0		0	+	0	_	ns		
29 Referenced to CAS 14 TRCH 0 — 0 — 0 — ns 30 Write Command Set Up Time 15 t _{WCS} 0 — 0 — 0 — ns 31 Write Command Hold Time t _{WCH} 15 — 15 — 15 — ns 32 Write Hold Time from RAS t _{WCR} 35 — 35 — 35 — ns 33 WE Pulse Width t _{WP} 15 — 15 — 15 — ns 34 Write Command to RAS Lead Time t _{RWL} 15 — 17 — 20 — ns	28			0		0	_	0		ns		
31 Write Command Hold Time t _{WCH} 15 — 15 — 15 — ns 32 Write Hold Time from RAS t _{WCR} 35 — 35 — 35 — ns 33 WE Pulse Width t _{WP} 15 — 15 — 15 — ns 34 Write Command to RAS Lead Time t _{RWL} 15 — 17 — 20 — ns	29	1 1 4.5	t _{RCH}	0	_	0	_	0		ns		
32 Write Hold Time from RAS 1 WCR 35 - 35 - 35 - ns 33 WE Pulse Width 1 Write Command to RAS Lead Time 15 - 15 - 15 - ns 34 Write Command to RAS Lead Time 1 Write RAS Lead Time 15 - 17 - 20 - ns	30	Write Command Set Up Time 15	twcs	0		0	_	0	_	ns		
32 Write Hold Time from RAS t WCR 35 - 35 - 35 - ns 33 WE Pulse Width t WP 15 - 15 - 15 - ns 34 Write Command to RAS Lead Time t RWL 15 - 17 - 20 - ns	31	Write Command Hold Time	t _{wcH}	15	_	15		15	_	ns		
34 Write Command to RAS Lead Time t RWL 15 - 17 - 20 - ns	32	Write Hold Time from RAS	1.	35		35	_	35	_	ns		
1100	33	WE Pulse Width	t _{WP}	15	-	15	_	15		ns		
	34	Write Command to RAS Lead Time	t _{RWL}	15	_	17	_	20	_	ns		
	35	Write Command to CAS Lead Time		15		17		20	_	ns		

AC CHARACTERISTICS (Continued) (At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


.	Personator Notes Surphy MB81161				100-60 MB8116100-70			MB8116100-80		
R.≎i	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit	
36	DIN Set Up Time	t _{DS}	0	_	0	_	0	-	ns	
37	DIN Hold Time	t _{DH}	15	-	15	-	15	-	ns	
38	Data Hold Time from RAS	t _{DHR}	35		35	_	35	1	ns	
39	RAS to WE Delay Time 15	tRWD	60	-	70	_	80	_	ns	
40	CAS to WE Delay Time	tcwp	15	_	17	_	20	_	ns	
41	Column Address to WE Delay Time 15	tawn	30	-	35	_		_	ns	
42	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	5	-	5	_	5	_	ns	
43	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0		0	-	0	_	ns	
44	CAS Hold Time for CAS-before- RAS Refresh	t _{CHR}	10	_	12	_	15	_	ns	
45	WE Set Up Time from RAS	t wsn	0	_	0	_	0	_	ns	
46	WE Hold Time from RAS	t _{WHR}	10	-	10	-	10	_	ns	
47	Fast Page Mode RAS Pulse width	t RASP	_	100000	_	100000	_	100000	ns	
61	Fast Page Mode Read/Write Cycle Time	t _{PC}	40	_	45	-	50	_	ns	
62	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	60	_	67	_	75	_	ns	
63	Access Time from CAS Precharge 9,16	t _{CPA}		35	_	40	_	45	ns	
64	Fast Page Mode CAS Precharge Time	t _{CP}	10	_	10		10	_	ns	
65	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	45	_	ns	
66	Fa <u>st P</u> age Mode CAS Precharge to WE Delay Time	t _{CPWD}	35	_	40	_	45		ns	

MB8116100-60 MB8116100-70 MB8116100-80

Notes:

- 1. Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open. Icc depends on the number of address change as RAS = VIL CAS = VIH and VIL>-0.3V
 - lcc1, lcc3, lcc4 and lcc5 are specified at one time of address change during $\overline{RAS} = VIL$ and $\overline{CAS} = VIH$. lcc2 is specified during $\overline{RAS} = VIH$ and VIL > -0.3V.
- An initial pause (RAS = CAS = VIH) of 200 µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- 7. If thed≥thed (max), thad≥thad (max), and thase≥thad -teac t +, access time is teac.
- 8. If trad ≥ trad (max) and tasc ≤ taa tcac t T, access time is taa.
- 9. Measured with a load equivalent to two TTL loads and 100 pF.
- t_{OFF} is specified that output buffer change to high impedance state.

- 11. Operation within the trace (max) limit ensures that trace (max) can be met. trace (max) is specified as a reference point only; if trace is greater than the specified trace (max) limit, access time is controlled exclusively by trace or trace.
- 12. trcp (min) = trah (min) + 2t T + tasc (min).
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- 14. Either tran or trach must be satisfied for a read cycle.
- 15. t wcs , t cwb , t,Rwb and tawb are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs > t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwb > t cwb (min), t Rwb > t Rwb (min) , and t Awb > t Awb (min), the cycle is a read modify—write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin , and write operation can be executed by satisfying tRwL , t cwb , and tRAL specifications.
- 16 t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than t_{CPA} (max).
- 17. Assumes that CAS -before- RAS refresh.





FUNCTIONAL TRUTH TABLE


Courting Mode	J	Clock Input			Address Input		Deta		
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	_	_		High-Z	<u> </u>	
Read Cycle	L	L	Н	Valid	Valid	-	Valid	Yes *1	t _{RCS} ≥ t _{RCS} (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t _{WCS} ≥ t _{WCS} (min)
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	Yes *1	t _{CWD} ≥t _{CWD} (min)
RAS-only Refresh Cycle	L	Н	х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	н	_	_	_	High-Z	Yes	t _{CSR} ≥ t _{CSR} (min)
Hidden Refresh Cycle	H→L	L	H→X	-	_	_	Valid	Yes	Previous data is kept


Notes:


X: "H" or "L"
"1: It is impossible in Fast Page Mode.





















The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 4096 row address must be refreshed every 65.6ms period. During the refresh cycle, the cell <u>data</u> connected to the selected row are sent to sense amplifier and re-written to the cell. The MB8116100 has three types of refresh modes, <u>RAS</u>-only refresh, <u>CAS</u>-before-RAS refresh, and Hidden refresh.

The RAS only refresh is executed by keeping RAS "L" and CAS "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of RAS. During RAS—only refresh, the DOUT pin is kept in a high impedance state.









DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A11 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A11 are defined by latching levels on A0-A11 at the second falling edge of CAS.

The CAS-before-HAS Counter Test procedure is as follows:

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

	No. Parameter		MB8116100-60		MB8116100-70		MB8116100-80		
		Symbol	Min	Max	Min	Max	Min	Max	Unit
90	Access Time from CAS	t FCAC	1	50	1	55	_	60	ns
91	Column Address Hold Time	t _{FCAH}	35	_	35	-	35	_	ns
92	CAS to WE Delay Time	t FCWD	50		55	-	60		ns
93	CAS Pulse width	t FCAS	50	_	55	_	60	-	ns
94	RAS Hold Time	t FRSH	50	-	55	_	60	_	ns


Note . Assumes that CAS-before-RAS refresh counter test cycle only.

PACKAGE DIMENSIONS


(Suffix:-PJ)




(Suffix:-PZ)




(Suffix: - PFTN)



(Suffix: - PFTR)



(Suffix: - PV)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

MB8116100-60 MB8116100-70 MB8116100-80

Notes

FUJITSU LIMITED

For further information please contact:

Japan

FUITSU LIMITED
Electronic Devices Marketing
Furukawa Sogo Bkdg., 6–1, Marunouchi 2–chome
Chiyoda-ku, Tokyo 100, Japan
Tel: (03) 3216–3211
Telex: 781–2224361
FAX: (03) 3215–0662

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134–1804, USA Tel: 408 –922–9000

Europe

FUITSU MIKROELEKTRONIK GmbH Am Siebenstein 6–10, 63303 Dreieich-Buchschlag, Germany Tel: (06103) 690–0

Telex: 411963

FAX: 336-1609

FAX: 408-432-9045

FAX: (06103) 690-122

Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 51 Bras Basah Road, Plaza By The Park, #06-04 /07 Singapore 0718 Tel: 336-1600 Telex: 55573

© FWITSU LIMITED 1993

SD-08369-003-93-DS