

Polyphase Energy Metering IC with Pulse Output

ADE7752

FEATURES

High accuracy, supports 50 Hz/60 Hz IEC 687/61036

Less than 0.1% error over a dynamic range of 500 to 1

- Compatible with 3-phase/3-wire delta and 3-phase/4-wire Wye configurations
- The ADE7752* supplies average real power on the frequency outputs F1 and F2

High frequency output CF is intended for calibration and supplies instantaneous real power

Logic output NEGP indicates a potential miswiring or negative power for each phase

Direct drive for electromechanical counters and 2-phase stepper motors (F1 and F2)

Proprietary ADCs and DSP provide high accuracy over large variations in environmental conditions and time On-chip power supply monitoring On-chip creep protection (no load threshold) On-chip reference 2.4 V ±8% (20 ppm/°C typical) with external overdrive capability Single 5 V supply, low power (60 mW typical)

*Patent pending.

Low cost CMOS process

GENERAL DESCRIPTION

The ADE7752 is a high accuracy polyphase electrical energy measurement IC. The part specifications surpass the accuracy requirements as quoted in the IEC61036 standard. The only analog circuitry used in the ADE7752 is in the ADCs and reference circuit. All other signal processing (e.g., multiplication, filtering, and summation) is carried out in the digital domain. This approach provides superior stability and accuracy over extremes in environmental conditions and over time.

The ADE7752 supplies average real power information on the low frequency outputs, F1 and F2. These logic outputs may be used to directly drive an electromechanical counter or to interface with an MCU. The CF logic output gives instantaneous real power information. This output is intended to be used for calibration purposes.

The ADE7752 includes a power supply monitoring circuit on the V_{DD} pin. The ADE7752 will remain mactive until the supply voltage on V_{DD} reaches 4 V.If the supply falls below 4 V, the ADE7752 will also be reset and no pulses will be issued on F1, F2 and CF.

Internal phase matching circuitry ensures that the volkage and current channels are phase matched. An internal no load threshold ensures the part does not exhibit any creep when there is no load.

The ADE7752 is available in a 24-lead SOIC package.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2003 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications	Meter Connections
Timing Characteristics	Power Supply Monitor
Absolute Maximum Ratings5	HPF and Offset Effects 17
Terminology6	Digital-to-Frequency Conversion
Pin Configuration and Function Descriptions7	Mode Selection of the Sum of the Three Active Energies 19
Typical Performance Characteristics9	Power Measurement Considerations
Test Circuit	Transfer Function 20
Theory of Operation	Frequency Outputs F1 and F2 20
Power Factor Considerations	Frequency Output CF 21
Nonsinusoidal Voltage and Current	Selecting a Frequency for an Energy Meter Application
Analog Inputs	Frequency Outputs
Current Channels	No Ioad Threshold
Voltage Channels	Negative Power Information
Typical Connection Diagrams	Outline Dimensions
Current Channel Connection15	Ordering Guide
Voltage Channels Connection15	

REVISION HISTORY

Location

Page

J

9/03—Data Sheet Changed from Rev. A to Rev. B

Updated Format	Universal
Change to Figure 19	15

5/03—Data Sheet Changed from Rev. 0 to Rev. A

Changed F ₁₋₅ to F ₁₋₇	Universal
Change to Figure 6	
Changes to Frequency Outputs F1 and F2 section	
Replaced Table II	
Changes to Examples 1, 2, and 3	14
Replaced Table III	14
Replaced Tables IV, V, and VI	
Changes to SELECTING A FREQUENCY FOR AN ENERGY METER APPLICATION section	
Changes to NO LOAD THRESHOLD section	16
Replaced Table VII	16

SPECIFICATIONS

Table 1. VDD = 5 V± 5%, AGND = DGND = 0 V, On-Chip Reference, CLKIN = 10 MHz, TMIN to TMAX = -40°C to+ 85°C


Parameter	Conditions	Min	Тур	Max	Unit
ACCURACY ^{1,2}					
Measurement Error on Current	Voltage Channel with Full-Scale Signal (±500 mV), 25°C,				
Channel	Over a Dynamic Range of 500 to 1		0.1		% Reading
Phase Error between Channels					
PF = 0.8 Capacitive				±0.1	°(Degrees)
PF = 0.5 Capacitive				±0.1	°(Degrees)
AC Power Supply Rejection	SCF = 0; S0 = S1 = 1				
Output Frequency Variation (CF)	IA = IB = IC = 100 mV rms, VA = VB = VC = 100 mV rms,				
	@ 50 Hz, Ripple on V _{DD} of 200 mV rms $@$ 100 Hz		0.01		% Reading
DC Power Supply Rejection	S1 = 1; S0 = SCF = 0				
Output Frequency Variation (CF)	V1 = 100 mV rms, V2 = 100 mV rms, V _{DD} = 5 V ±250 mV		0.1		% Reading
	See Analog Inputs Section				
Maximum signal Levels	VAP-VN, VBP-VN, VCP-VN, IAP-IAN, IBP-IBN, ICP-ICN			±0.5	V peak Diff.
Input Impedance (DC)	CLKIN = 10 MHZ	370	410		kΩ
Bandwidth (f3 dB)	ELKIN/286, CLKIN-10 MHz		14		kHz
ADC Offset Error ^{1,2}				±25	mV
Gain Error	External 2.5 V Reference, $A \neq IB \neq IC = 500 \text{ mV} dc$		±9		% Ideal
REFERENCE INPUT	>	$\neg \bot$		<u> </u>	
REFIN/OUT Input Voltage Range	2.4 V + 8%		7 r	_2.¢ [¥
	2.4 V - 8%	2.2			\bigwedge
Input Impedance		3.3	' /		kΩ
Input Capacitance				10/	pF
ON-CHIP REFERENCE	Nominal 2.4 V	L			
Reference Error				<u></u>	-my
Temperature Coefficient			25		ppm//C
CLKIN	All Specifications for CLKIN of 10 MHz				
Input Clock Frequency			10		MHz
LOGIC INPUTS ³					
ACF, S0, S1, and ABS					
Input High Voltage, V _{INH}	$V_{DD} = 5 \text{ V} \pm 5\%$	2.4			V
Input Low Voltage, V _{INL}	$V_{DD} = 5 \text{ V} \pm 5\%$			0.8	V
Input Current, I _{IN}	Typically 10 nA, $V_{IN} = 0$ V to V_{DD}			±3	μΑ
Input Capacitance, C _{IN}				10	pF
LOGIC OUTPUTS ³					
F1 and F2					
Output High Voltage, V _{он}	$I_{SOURCE} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$	4.5			V
Output Low Voltage, VoL	$I_{SINK} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$			0.5	V
CF and NEGP					
Output High Voltage, V _{OH}	$V_{DD} = 5 \text{ V}, \text{ I}_{SOURCE} = 5 \text{ mA}$	4			V
Output Low Voltage, VoL	$V_{DD} = 5 \text{ V}, \text{ I}_{SINK} = 5 \text{ mA}$			0.5	V
POWER SUPPLY	For Specified Performance				
V _{DD}	5 V ±5%	4.75		5.25	V
IDD			12	16	mA

 ¹ See Terminology section for explanation of specifications.
 ² See plots in Typical Performance Characteristics.
 ³ Sample tested during initial release and after any redesign or process change that may affect this parameter.

TIMING CHARACTERISTICS

Table 2. $V_{DD} =$	Table 2. $V_{DD} = 5 V \pm 5\%$, AGND = DGND = 0 V, On-Chip Reference, CLKIN = 10 MHz, T_{MIN} to $T_{MAX} = -40^{\circ}$ C to $+85^{\circ}$ C ^{1,2}			
Parameter		Conditions	Unit	
t ₁ ³	275	F1 and F2 Pulse Width (Logic High)	ms	
t ₂	See Table 6	Output Pulse Period. See Transfer Function section.	sec	
t ₃	1/2 t ₂	Time between F1 Falling Edge and F2 Falling Edge	sec	
t4 ^{3, 4}	96	CF Pulse Width (Logic High)	ms	
t5 ⁵	See Table 7	CF Pulse Period. See Transfer Function section.	sec	
t ₆	CLKIN/4	Minimum Time between F1 and F2 Pulse	sec	

¹ Sample tested during initial release and after any redesign or process change that may affect this parameter. ² See Figure 2. ³ The purse widths of F1, F2, and SE are not fixed for higher output frequencies. See Frequency Outputs section



ABSOLUTE MAXIMUM RATINGS Table 3 $T_{1} = 25^{\circ}C$ unless otherwise noted

Table 3. $T_A = 25^{\circ}C$, unless otherwise note	ed	
Parameter	Rating	Stresses above those listed under Absolute Maximum Ratings
V _{DD} to AGND	–0.3 V to +7 V	may cause permanent damage to the device. This is a stress
V _{DD} to DGND	–0.3 V to +7 V	rating only; functional operation of the device at these or any
Analog Input Voltage to AGND		other conditions above those listed in the operational sections
VAP, VBP, VCP, VN, IAP, IAN, IBP, IBN, ICP, and ICN Reference Input Voltage to AGND Digital Input Voltage to DGND Digital Output Voltage to DGND Operating Temperature Range Industrial Storage Temperature Range Junction Temperature	$\begin{array}{c} -6 \ V \ to \ +6 \ V \\ -0.3 \ V \ to \ V_{DD} \ + \ 0.3 \ V \\ -0.3 \ V \ to \ V_{DD} \ + \ 0.3 \ V \\ -0.3 \ V \ to \ V_{DD} \ + \ 0.3 \ V \\ -0.3 \ V \ to \ V_{DD} \ + \ 0.3 \ V \\ -0.3 \ V \ to \ V_{DD} \ + \ 0.3 \ V \\ -0.3 \ V \ to \ V_{DD} \ + \ 0.3 \ V \\ \end{array}$	of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
24-Lead SOIC Power Dissipation On Thermal Impedance Lead Temperature, Soldering Vapor Phase (60 sec) Infrared (15 sec)	88 mW 250°C/W 213°C 220°C	
ESD CAUTION ESD (electrostatic discharge) sensitive device the human body and test equipment and co proprietary ESD protection circuitry, perma electrostatic discharges. Therefore, proper degradation or loss of functionality.	an discharge without dete nent damage may occur o	ection. Although this product features WARNING! on devices subjected to high energy

TERMINOLOGY

Measurement Error

The error associated with the energy measurement made by the ADE7752 is defined by the following formula:

```
Percentage \ Error = \left\{ \frac{Energy \ Registered \ by \ ADE7752 - True \ Energy}{True \ Energy} \right\} \times 100\%
```

Error between Channels

The HPF (high-pass filter) in the current channel has a phase lead response. To offset this phase response and equalize the phase response between channels, a phase correction network is also placed in the current channel. The phase correction network ensures a phase match between the current channels and roltage channels to within $\pm 0.1^{\circ}$ over a range of 45 Hz to 65 Hz and $\pm 0.2^{\circ}$ over a range of 40 Hz to 1 kHz, see Figure 25 and Figure 26.

Power Supply Rejection

This quantifies the ADE7752 measurement error as a percentage of reading when the power supplies are varied.

For the ac PSR measurement, a reading at a nominal supply (5 V) is taken. A 200 mV rms/100 Hz signal is then introduced onto the supply and a second reading is obtained under the

same input signal levels. Any error introduced is expressed as a percentage of reading. See definition for Measurement Error.


For the dc PSR measurement, a reading at nominal supplies (5 V) is taken. The supply is then varied $\pm 5\%$ and a second reading is obtained with the same input signal levels. Any error introduced is again expressed as a percentage of reading.

ADC Offset Error

This refers to the dc offset associated with the analog inputs to the ADCs. It means that with the analog inputs connected to AGND, the ADCs still see an analog input signal offset. However, as the HPF is always present, the offset is removed from the current channel and the power calculation is not affected by this offset.

Gain Error

The gain error of the ADE7752 is defined as the difference between the measured output frequency (minus the offset) and the ideal output frequency. The difference is expressed as a percentage of the ideal frequency. The ideal frequency is obtained from the ADE7752 transfer function. See the Transfer



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

		CF 1 • 24 F1
		DGND 2 23 F2
		V _{DD} 3 22 S1 NEGP 4 21 S0
		IBP 7 (Not to Scale) 18 SCF
		IBN 8 17 ABS ICP 9 16 VAP
	_	AGND 11 14 VCP REF _{IN/OUT} 12 13 VN 8
/ / _{Tab}	ole 4. Fin Function De	Figure 3. Pin Configuration
	No. / Mnemonic	Description
$\sqrt{\frac{1}{1}}$		Calibration Prequency Logic Output. The CF logic output gives instantaneous real power information. This
) output is intended to be used for calibration purposes. See the SCF pin description.
2	DGND	This provides the ground reference for the digital dircuitry in the ADE7752, i.e., multiplier, filters, and digital-to- frequency converter Because the digital return currents in the ADE7752 are small, it is acceptable to connect
		this pin to the analog ground plane of the whole/system.
3	V _{DD}	Power Supply. This pin provides the supply voltage for the digital sircuitry in the ADE7752. The supply voltage
		should be maintained at 5 $\sqrt{5\%}$ for specified beration. This pin should be decoupled to DGND with a 10 µF capacitor in parallel with a 100 nF ceramic capacitor.
4	NEGP	This logic output will go logic high when negative power is detected on any of the three phase inputs, i.e.,
		when the phase angle between the voltage and the current signals is greater than 90°. This of tput is not
		latched and will be reset when positive power is once again detected. See the Negative Power Information section.
5, 6;	; IAP, IAN;	Analog Inputs for Current Channel. This channel is intended for use with the current transducer and is
7, 8;	; IBP, IBN;	referenced in this document as the current channel. These inputs are fully differential voltage inputs with
9, 1	0 ICP, ICN	maximum differential input signal levels of ± 0.5 V. See the Analog Inputs section. Both inputs have internal ESD protection circuitry; in addition, an overvoltage of ± 6 V can be sustained on these inputs without risk of
		permanent damage.
11	AGND	This pin provides the ground reference for the analog circuitry in the ADE7752, i.e., ADCs, temperature sensor,
		and reference. This pin should be tied to the analog ground plane or the quietest ground reference in the system. This quiet ground reference should be used for all analog circuitry, e.g., antialiasing filters, current and
		voltage transducers, and so on. To keep ground noise around the ADE7752 to a minimum, the quiet ground
		plane should only connect to the digital ground plane at one point. It is acceptable to place the entire device
12	REF IN/OUT	on the analog ground plane. This pin provides access to the on-chip voltage reference. The on-chip reference has a nominal value of 2.4 V \pm
12		8% and a typical temperature coefficient of 20 ppm/°C. An external reference source may also be connected at
		this pin. In either case, this pin should be decoupled to AGND with a 1 µF ceramic capacitor.
13–	16 VN, VCP, VBP, VAP	Analog Inputs for the Voltage Channel. This channel is intended for use with the voltage transducer and is referenced in this document as the voltage channel. These inputs are single-ended voltage inputs with a
	V/ II	maximum signal level of ±0.5 V with respect to VN for specified operation. All inputs have internal ESD
		protection circuitry; in addition, an overvoltage of \pm 6 V can be sustained on these inputs without risk of
17	ABS	permanent damage. This logic input is used to select the way the three active energies from the three phases are summed. This
.,	105	offers the designer the capability to do the arithmetical sum of the three energies (ABS logic high) or the sum of
		the absolute values (ABS logic low). See the Mode Selection of the Sum of the Three Active Energies section.
18	SCF	Select Calibration Frequency. This logic input is used to select the frequency on the calibration output CF. Table 7 shows how the calibration frequencies are selected.
19	CLKIN	Master Clock for ADCs and Digital Signal Processing. An external clock can be provided at this logic input.
		Alternatively, a parallel resonant AT crystal can be connected across CLKIN and CLKOUT to provide a clock source for the ADE7752. The clock frequency for specified operation is 10 MHz. Ceramic load capacitors of
		between 22 pF and 33 pF should be used with the gate oscillator circuit. Refer to the crystal manufacturer's data
		sheet for load capacitance requirements.

Pin No.	Mnemonic	Description
20	CLKOUT	A crystal can be connected across this pin and CLKIN as described previously to provide a clock source for the ADE7752. The CLKOUT pin can drive one CMOS load when an external clock is supplied at CLKIN or when a crystal is being used.
21, 22	S0, S1	These logic inputs are used to select one of four possible frequencies for the digital-to-frequency conversion. This offers the designer greater flexibility when designing the energy meter. See the Selecting a Frequency for an Energy Meter Application section.
24, 23	F1, F2	Low Frequency Logic Outputs. F1 and F2 supply average real power information. The logic outputs can be used to drive electromechanical counters and 2-phase stepper motors directly. See the Transfer Function section.

L

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 6. Error as a Percent of Reading over Power Factor with External Reference (Wye Connection)

with External Reference (Wye Connection)



TEST CIRCUIT



THEORY OF OPERATION

The six voltage signals from the current and voltage transducers are digitized with ADCs. These ADCs are 16-bit second order Σ - Δ with an oversampling rate of 833 kHz. This analog input structure greatly simplifies transducer interface by providing a wide dynamic range for direct connection to the transducer and also simplifying the antialiasing filter design. A high-pass filter in the current channel removes the dc component from the current signal. This eliminates any inaccuracies in the real power calculation due to offsets in the voltage or current signals—see HPF and Offset Effects section.

The real power calculation is derived from the instantaneous power signal. The instantaneous power signal is generated by a direct multiplication of the current and voltage signals of each phase. In order to extract the real power component (i.e., the dc component, the instantaneous power signal is low pass filtered on each phase. Figure 15 illustrates the instantaneous real power signal and shows how the real power information can be extracted by low-pass filtering the instantaneous power signal. This method is used to extract the real power information on each phase of the polyphase system. The total real power information is then obtained by adding the individual phase real power. This scheme correctly calculates real power for nonsinusoidal current and voltage waveforms at all power factors. All signal processing is carried out in the digital domain for superior stability over temperature and time. The low frequency output of the ADE7752 is generated by accumulating the total real power information. This low frequency inherently means a long accumulation time between output pulses. The output frequency is therefore proportional to the average real power. This average real power information can, in turn, be accumulated (e.g., by a counter) to generate real energy information. Because of its high output frequency and therefore shorter integration time, the CF output is proportional to the instantaneous real power. This pulse is useful for system calibration purposes that would take place under steady load conditions.

POWER FACTOR CONSIDERATIONS

The method used to extract the real power information from the individual instantaneous power signal (i.e., by low-pass filtering) is still valid when the voltage and current signals of each phase are not in phase. Figure 16 displays the unity power factor condition and a DPF (displacement power factor) = 0.5, i.e., current signal lagging the voltage by 60°, for one phase of the polyphase. If we assume the voltage and current waveforms are sinusoidal, the real power componen of the instantaneous power signal (i.e., the (dc term)) is given by:

2676-A-015





Figure 15. Signal Processing Block Diagram

This is the correct real power calculation.



NONSINUSOIDAL VOLTAGE AND CURRENT

The real power calculation method also holds true for nonsinusoidal current and voltage waveforms. All voltage and current waveforms in practical applications will have some harmonic content. Using the Fourier Transform, instantaneous voltage and current waveforms can be expressed in terms of their harmonic content:

$$v(t) = V_o + \sqrt{2} \times \sum_{n=0}^{\infty} V_n \times \sin\left(n\omega t + \alpha_n\right)$$
(1)

where:

v(t) is the instantaneous voltage V_0 is the average value V_n is the rms value of voltage harmonic *n* and α_n is the phase angle of the voltage harmonic

$$i(t) = I_O + \sqrt{2} \times \sum_{n=0}^{\infty} V_n I \times \sin\left(n\omega t \beta_n\right)$$
(2)

where:

i(t) is the instantaneous current I_0 is the dc component I_n is the rms value of current harmonic n β_n is the phase angle of the current harmonic

Using Equations 1 and 2, the real power, P, can be expressed in terms of its fundamental real power (P_1) and harmonic real power (P_H).

 $P = P_1 + P_H$

where:

$$P_{1} = V_{1} \times I_{1} \cos \phi_{1}$$

$$\phi_{1} = \alpha_{1} - \beta_{1}$$

$$P_{H} = \sum_{n=1}^{\infty} V_{n} \times I_{n} \cos \phi_{n}$$

$$(4)$$

$$\phi_{n} = \alpha_{n} - \beta_{n}$$

$$(4)$$
As can be seen from Equation 4, a harmonic real power composition 4.

As can be seen from Equation 4, a harmonic real power component is generated for every harmonic provided that harmonic is present in both the voltage and current waveforms. The power factor calculation has been shown to be accurate in the case of a pure sinusoid. Therefore, the harmonic real power must also correctly account for power factor since it is made up of a series of pure sinusoids.

Note that the input bandwidth of the analog inputs is 14 kHz with a master clock frequency of 10 MHz.

ANALOG INPUTS current channels

The voltage outputs from the current transducers are connected to the ADE7752 current channels, which are fully differential voltage inputs. IAP, IBP, and ICP are the positive inputs for IAN, IBN, and ICN, respectively.


The maximum peak differential signal on the current channel should be less than ± 500 mV (353 mV rms for a pure sinusoidal signal) for the specified operation.

VOLTAGE CHANNELS

The output of the line voltage transducer is connected to the ADE7752 at this analog input. Voltage channels are a pseudodifferential voltage input. VAP, VBP, and VCP are the positive inputs with respect to VN.


The maximum peak differential signal on the voltage channel is $\pm 500 \text{ mV}$ (353 mV rms for a pure sinusoidal signal) for specified operation.

Figure 18 illustrates the maximum signal levels that can be connected to the ADE7752's voltage channels.



TYPICAL CONNECTION DIAGRAMS CURRENT CHANNEL CONNECTION

Figure 19 shows a typical connection diagram for the current channel (IA). A CT (current transformer) is the current transducer selected for this example. Notice the common-mode voltage for the current channel is AGND and is derived by center tapping the burden resistor to AGND. This provides the complementary analog input signals for IAP and IAN. The CT turns ratio and burden resistor Rb are selected to give a peak differential voltage of ±500 mV at maximum load.



VOLTAGE CHANNELS CONNECTION

Figure 20 shows two typical connections for the voltage channel The first option uses a PT (potential transformer) to provide complete isolation from the main voltage. In the second option, the ADE7752 is biased around the neutral wire, and a resistor divider is used to provide a voltage signal proportional to the line voltage. Adjusting the ratio of Ra, Rb, and VR is also a convenient way of carrying out a gain calibration on the meter.




Figure 20. Typical Connections for Voltage Channels

METER CONNECTIONS

In 3-phase service, two main power distribution services exist: 3-phase 4-wire or 3-phase 3-wire. The additional wire in the 3-phase 4-wire arrangement is the neutral wire. The voltage lines have a phase difference of $\pm 120^{\circ}$ ($\pm 2\pi/3$ radians) between each other. See Equation 5.


$$V_{A}(t) = \sqrt{2} \times V_{A} \times \cos\left(\omega_{l}t\right)$$

$$V_{B}(t) = \sqrt{2} \times V_{B} \times \cos\left(\omega_{l}t + \frac{2\pi}{3}\right)$$

$$V_{C}(t) = \sqrt{2} \times V_{C} \times \cos\left(\omega_{l}t + \frac{4\pi}{3}\right)$$
(5)

where V_A , V_B , and V_C represent the voltage rms values of the different phases.

The current inputs are represented by Equation 6:



where I_A , I_B , and I_C represent the rms value of the current of each phase and ϕ_A , ϕ_B , and ϕ_C represent the phase difference of the current and voltage channel of each phase.

The instantaneous powers can then be calculated as follows:

$$P_A(t) = V_A(t) \times I_A(t)$$

$$P_B(t) = V_B(t) \times I_B(t)$$

$$P_C(t) = V_C(t) \times I_C(t)$$

Then:

$$P_{A}(t) = V_{A} \times I_{A} \times \cos(\phi_{A}) - V_{A} \times I_{A} \times \cos(2\omega_{l}t + \phi_{A})$$


$$P_{B}(t) = V_{B} \times I_{B} \times \cos(\phi_{B}) - V_{B} \times I_{B} \times \cos\left(2\omega_{l}t + \frac{4\pi}{3} + \phi_{B}\right)$$

$$P_{C}(t) = V_{C} \times I_{C} \times \cos(\phi_{C}) - V_{C} \times I_{C} \times \cos\left(2\omega_{l}t + \frac{8\pi}{3} + \phi_{C}\right)$$
(7)

As shown in Equation 7, in the ADE7752, the real power calculation per phase is made when current and voltage inputs of one phase are connected to the same channel (A, B, or C). Then the summation of each individual real power calculation gives the total real power information, $P(t) = P_A(t) + P_B(t) + P_C(t)$.

Figure 21 shows the connections of the ADE7752's analog inputs with the power lines in a 3-phase 3-wire Delta service.

Figure 22 shows the connections of the ADE7752's analog inputs with the power lines in a 3-phase 4-wire Wye service.



POWER SUPPLY MONITOR

The ADE7752 contains an on-chip power supply monitor. The power supply (V_{DD}) is continuously monitored by the ADE7752. If the supply is less than 4 V ± 5%, the outputs of the ADE7752 will be inactive. This is useful to ensure correct device startup at power-up and power-down. The power supply monitor has built-in hysteresis and filtering. This gives a high degree of immunity to false triggering due to noisy supplies.

As can be seen from Figure 23, the trigger level is nominally set at 4 V. The tolerance on this trigger level is about $\pm 5\%$. The power supply and decoupling for the part should be such that the ripple at V_{DD} does not exceed 5 V $\pm 5\%$ as specified for




Figure 23. On-Chip Power Supply Monitor

HPF AND OFFSET EFFECTS

Figure 24 shows the effect of offsets on the real power calculation. As can be seen, an offset on the current channel and voltage channel contribute a dc component after multiplication. Since this dc component is extracted by the LPF and is used to generate the real power information for each phase, the offsets will have contributed a constant error to the total real power calculation. This problem is easily avoided by the HPF in the current channels. By removing the offset from at least one channel, no error component can be generated at dc by the multiplication. Error terms at $\cos(\omega t)$ are removed by the LPF and the digital-to-frequency conversion. See the Digital-to-Frequency Conversion section.

$$\begin{split} & \left\{ V\cos(\omega t) + V_{OS} \right\} \times \left\{ I\cos(\omega t) + I_{OS} \right\} = \\ & \frac{V \times I}{2} + V_{OS} \times I_{OS} + V_{OS} \times I\cos(\omega t) + I_{OS} \times V\cos(\omega t) \\ & + \frac{V \times I}{2} \times \cos(2\omega t) \end{split}$$




Figure 24. Effect of Channel Offset on the Real Power Calculation

The HPF in the current channels have an associated phase response that is compensated for on-chip. Figure 25 and Figure 26 show the phase error between channels with the compensation network. The ADE7752 is phase compensated up to 1 kHz as shown This ensures correct active harmonic power calculation even at low power factors.




Figure 25. Phase Error between Channels (0 Hz to 1 kHz)




Figure 26. Phase Error between Channels (40 Hz to 70 Hz)

DIGITAL-TO-FREQUENCY CONVERSION

As previously described, after multiplication the digital output of the low-pass filter contains the real power information of each phase. However since this LPF is not an ideal "brick wall" filter implementation, the output signal also contains attenuated components at the line frequency and its harmonics, i.e., $cos(h\omega t)$, where h = 1, 2, 3, ...

The magnitude response of the filter is given by

(8)Vh re the -3 dButoff frequency of the low-pass filter is 8 Hz. a line frequency of 50 Hz, this would give an attenuation of For the 20(100 Hz)component of approximately -22 dB. The dom inating harmonic will be twice the line frequency, i.e., $\cos(2\omega t)$ due to the instantaneous power signal. Figure 27 sho ws the instantaneous real power signal at the outbut of the which still contains a significant amount of instantaneous pow er information, i.e., $\cos(2\omega t)$.

This signal is then passed to the digital-to-frequency converter where it is integrated (accumulated) over time to produce an output frequency. This accumulation of the signal will suppress or average out any non-dc component in the instantaneous real power signal. The average value of a sinusoidal signal is zero. Thus, the frequency generated by the ADE7752 is proportional to the average real power. Figure 27 shows the digital-tofrequency conversion for steady load conditions, i.e., constant voltage and current.

As can be seen in the diagram, the frequency output CF varies over time, even under steady load conditions. This frequency variation is primarily due to the $cos(2\omega t)$ components in the instantaneous real power signal. The output frequency on CF can be up to 160 times higher than the frequency on F1 and F2. The higher output frequency is generated by accumulating the instantaneous real power signal over a much shorter time, while converting it to a frequency. This shorter accumulation period means less averaging of the $cos(2\omega t)$ component. As a consequence, some of this instantaneous power signal passes through the digital-to-frequency conversion. This will not be a problem e application. Where CF is used for calibration purposes, in th the frequency should be averaged by the frequency counter. This will remove any ripple. If CF is being used to measure , e.g., in a microprocessor based application, the CF enferg output should also be averaged to calculate power. Because the outputs F1 and F2 operate at a much lower frequency, much more averaging of the instantaneous real power signal is carried out. The result is a greatly attenuated sinusoidal content and a virtually ripple-free frequency output




Figure 27. Real Power-to-Frequency Conversion

MODE SELECTION OF THE SUM OF THE THREE ACTIVE ENERGIES

The ADE7752 can be configured to execute the arithmetic sum of the three active energies, $Wh = Wh_{\phi A} + Wh_{\phi B} + Wh_{\phi C}$, or the sum of the absolute value of these energies, $Wh = |Wh_{\phi A}| + |Wh_{\phi B}| + |Wh_{\phi C}|$ The selection between the two modes can be made by setting the \overline{ABS} pin. Logic high and logic low applied on the \overline{ABS} pin correspond to the arithmetic sum and the sum of absolute values, respectively.

When the sum of the absolute values is selected, the active energy from each phase is always counted positive in the total active energy. It is particularly useful in 3-phase 4-wire installation where the sign of the active power should always be the same. If the meter is misconnected to the power lines, i.e., CT connected in the wrong direction, the total active energy recorded without this solution can be reduced by two-thirds. The sum of the absolute values assures that the active energy recorded represents the actual active energy delivered. In this mode, the reverse power pin still detects when negative power is present on any of the three phase inputs.

POWER MEASUREMENT CONSIDERATIONS

Calculating and displaying power information will always have some associated ripple that will depend on the integration period used in the MCU to determine average power as well as the load. For example, at light loads, the output frequency may be 10 Hz. With an integration period of 2 seconds, only about 20 pulses will be counted. The possibility of missing one pulse always exists since the ADE7752 output frequency is running asynchronously to the MCU timer. This would result in a 1-in-20 or 5% error in the power measurement.

TRANSFER FUNCTION FREQUENCY OUTPUTS F1 AND F2

The ADE7752 calculates the product of six voltage signals (on current channel and voltage channel) and then low-pass filters this product to extract real power information. This real power information is then converted to a frequency. The frequency information is output on F1 and F2 in the form of active high pulses. The pulse rate at these outputs is relatively low, e.g., 29.32 Hz maximum for ac signals with SCF = 1; S0 = S1 = 1. (See Table 6.) This means that the frequency at these outputs is generated from real power information accumulated over a relatively long period of time. The result is an output frequency that is propertional to the average real power. The averaging of the real power signal is implicit to the digital-to-frequency conversion. The output frequency or pulse rate is related to the upput voltage signals by the following equation:

where:

Freq =

Freq = Output frequency on F1 and F2 (Hz)

922× (V

 $V_{AN\!,}~V_{BN\!,}$ and $V_{C\!N}$ = Differential rms voltage signal on voltage channels (Volts)

 I_A , I_B , and I_C = Differential rms voltage signal on current channels (Volts)

 V_{REF} = The reference voltage (2.4 V ± 8%) (Volts)

 F_{1-7} = One of seven possible frequencies selected by using the logic inputs SCF, S0, and S1. See Table 5.

Table	5.	F 1-7	Frea	mency	Sele	ection
1 aute	••	I 1-/	1100	ucity	our	cuon

Tuble 5.11-7 Trequency Selection				
SCF	S1	S0	F ₁₋₇ (Hz)	
0	0	0	1.27	
1	0	0	1.19	
0	0	1	5.09	
1	0	1	4.77	
0	1	0	19.07	
1	1	0	19.07	
0	1	1	76.29	
1	1	1	0.60	

¹F₁₋₇ is a fraction of the master clock and therefore will vary if the specified CLKIN frequency is altered.

Example 1


Thus, if full-scale differential dc voltages of +500 mV are applied to VA, VB, VC, IA, IB, and IC, respectively (500 mV is the maximum differential voltage that can be connected to current and voltage channels), the expected output frequency is calculated as follows: $F_{1-7} = 0.60 \ Hz, \ SCF = S0 = S1 = 1$ $V_{AN} = V_{BN} = V_{CN} = IA = IB = IC$ $= 500 \ mV \ dc = 0.5 \ V(rms \ of \ dc = dc)$ $V_{REF} = 2.4 \ V \ (nominal \ reference \ value)$

Note that if the on-chip reference is used, actual output frequencies may vary from device to device due to reference tolerance of $\pm 8\%$.

$$Freq = 3 \times \frac{5.922 \times 0.5 \times 0.5 \times 0.60}{2.4^2} = 0.462 \ Hz$$

Example 2

In this example, with ac voltages of ± 500 mV peak applied to the voltage channels and current channels, the expected output frequency is calculated as follows:



As can be seen from these two example calculations, the maximum output frequency for ac inputs is always half of that for dc input signals. The maximum frequency also depends on the number of phases connected to the ADE7752. In a 3-phase 3-wire Delta service, the maximum output frequency is different from the maximum output frequency in a 3-phase 4-wire Wye service. The reason is that there are only two phases connected to the analog inputs, but also that in a Delta service, the current channel input and voltage channel input of the same phase are not in phase in normal operation.

Example 3


In this example, the ADE7752 is connected to a 3-phase 3-wire Delta service as shown in Figure 21. The total real energy calculation processed in the ADE7752 can be expressed as

$$Total Real Power = (V_A - V_C) \times I_A + (V_B - V_C) \times I_B$$

Where V_A , V_B , and V_C represent the voltage on phase A, B, and C, respectively. I_A and I_B represent the current on phase A and B, respectively.

As the voltage and current inputs respect Equations 5 and 6, the total real power (*P*) is

$$\begin{split} P &= (VA - VC) \quad \left(IAP - IAN \right) + \left(VB - VC \right) \times \left(IBP - IBN \right) \\ P &= \left(\sqrt{2} \times V_A \times \cos(\omega_l t) - \sqrt{2} \times V_C \times \cos\left(\omega_l t + \frac{4\pi}{3}\right) \right) \\ &\times \sqrt{2} \quad \times I_A \times \cos(\omega_l t) \\ &+ \left(\sqrt{2} \times V_B \times \cos\left(\omega_l t + \frac{2\pi}{3}\right) - \nu\sqrt{2} \times V_C \times \cos\left(\omega_l t + \frac{4\pi}{3}\right) \right) \\ &\times \sqrt{2} \times I_B \times \cos\left(\omega_l t + \frac{2\pi}{3}\right) \end{split}$$



$$P = VAN \times I_A \times \left(\sin\left(\frac{2\pi}{3}\right) + \sin\left(2\omega_l t + \frac{2\pi}{3}\right) \right) + VBN \times I_B \times \left(\sin\left(\frac{\pi}{3}\right) + \sin\left(2\omega_l t + \frac{\pi}{3}\right) \right)$$
(10)

where $VAN = V \times \sin(2\pi/3)$ and $VBN = V \times \sin(\pi/3)$.

As the LPF on each channel eliminates the $2\omega_l$ component of the equation, the real power measured by the ADE7752 is

$$P = V_{AN} \times I_A \times \frac{\sqrt{3}}{2} + V_{BN} \times I_B \times \frac{\sqrt{3}}{2}$$

If full-scale ac voltage of ± 500 mV peak is applied to the voltage channels and current channels, the expected output frequency is calculated as follows:

$$\begin{split} F_{1-7} &= 0.60Hz, SCF = S0 = S1 = 1\\ V_{AN} &= V_{BN} = IA = IB = IC = 500 \text{ mV peak } ac = \frac{0.5}{\sqrt{2}} \text{ V rms}\\ V_{CN} &= IC = 0\\ V_{REF} &= 2.4V \text{ nominal reference value} \end{split}$$

Note that if the on-chip reference is used, actual output frequencies may vary from device to device due to reference tolerance of $\pm 8\%$.

$$Freq = 2 \times \frac{5.922 \times 0.5 \times 0.5 \times 0.60}{\sqrt{2} \times \sqrt{2} \times 2.4^2} \times \frac{\sqrt{3}}{2} = 0.134 \ Hz$$

Table 6 shows a complete listing of all maximum output frequencies when using all three channel inputs.

Table 6. Maximum Output Frequency on F1 and F2

SCF	S 1	S 0	Max Frequency for AC Inputs (Hz)	Max Frequency for DC Inputs (Hz)		
0	0	0	0.49	0.98		
1	0	0	0.46	0.91		
0	0	1	1.95	3.91		
1	0	1	1.83	3.67		
0	1	0	7.33	14.66		
1	1	0	7.33	14.66		
0	1	1	29.32	58.65		
1	1	1	0.23	0.46		

FREQUENCY OUTPUT CF


The pulse output CF (calibration frequency) is intended for use during calibration. The output pulse rate on CF can be up to 160 times the pulse rate on F1 and F2. The lower the F_{1-7} frequency selected, the higher the CF scaling. Table 7 shows how the two frequencies are related, depending on the states of the logic inputs S0, S1, and SCF. Because of its relatively high pulse rate, the frequency at this logic output is propertional to the instantaneous real power. As is the case with F1 and F2, the frequency is derived from the output of the low-pass filter after multiplication. However, because the output frequency is ligh, this real power information is accumulated over a much shorter time. Thus, less averaging is carried out in the digital-tofrequency conversion. With much less averaging of the real power signal, the CF output is much more responsive to power fluctuations. See Figure 15.

Table 7. Maximum Output Frequency on CF

SCF	S 1	S 0	F ₁₋₇ (Hz)	CF Max for AC Signals (Hz)
0	0	0	1.27	160 × F1, F2 = 78.19
1	0	0	1.19	8 × F1, F2 = 3.66
0	0	1	5.09	160 × F1, F2 = 312.77
1	0	1	4.77	16 × F1, F2 = 29.32
0	1	0	19.07	16 × F1, F2 = 117.3
1	1	0	19.07	8 × F1, F2 = 58.65
0	1	1	76.29	8 × F1, F2 = 234.59
1	1	1	0.60	16 × F1, F2 = 3.67

SELECTING A FREQUENCY FOR AN ENERGY METER APPLICATION

As shown in Table 5, the user can select one of seven frequencies. This frequency selection determines the maximum frequency on F1 and F2. These outputs are intended to be used to drive the energy register (electromechanical or other). Since only seven different output frequencies can be selected, the available frequency selection has been optimized for a 3-phase 4-wire service with a meter constant of 100 imp/kWhr and a maximum current of between 10 A and 100 A. Table 8 shows the output frequency for several maximum currents (I_{MAX}) with a line voltage of 220 V (phase neutral). In all cases, the meter constant is 100 imp/kWhr



The F_{1-7} frequencies allow complete coverage of this range of output frequencies on F1 and F2. When designing an energy meter, the nominal design voltage on the voltage channels should be set to half scale to allow for calibration of the meter constant. The current channel should also be no more than half scale when the meter sees maximum load. This will allow overcurrent signals and signals with high crest factors to be accommodated. Table 9 shows the output frequency on F1 and F2 when all six analog inputs are half scale.

SCF	S 1	S 0	F 1-7	Frequency on F1 and F2 (Half-Scale AC Inputs)
0	0	0	1.27	0.24
1	0	0	1.19	0.23
0	0	1	5.09	0.98
1	0	1	4.77	0.92
0	1	0	19.07	3.67
1	1	0	19.07	3.67
0	1	1	76.29	14.66
1	1	1	0.60	0.11

When selecting a suitable F_{1-7} frequency for a meter design, the frequency output at I_{MAX} (maximum load) with a 100 imp/kWhr meter constant should be compared with Column 5 of Table 9 The frequency that is closest in Table 9 will determine the best choice of frequency (F_{1-7}). For example, if a 3-phase 4-wire Wye meter with a 25 A maximum current is being designed, the output frequency on F1 and F2 with a 100 imp/kWhr meter constant is 0.25 Hz at 25 A and 220 V (from Table 8). Looking at Table 9, the closest frequency to 0.25 Hz in Column 5 is 0.24 Hz. Therefore, $F_{1-7} = 1.27$ Hz is selected for this design.

FREQUENCY OUTPUTS

Figure 2 shows a timing diagram for the various frequency outputs. The outputs F1 and F2 are the low frequency outputs that can be used to directly drive a stepper motor or electromechanical impulse counter. The F1 and F2 outputs provide two afternating high going pulses. The pulse width (t₁) is set at 275 ms, and the time between the rising edges of F1 and F2 (t₃) is approximately half the period of F1 (t₂). If, however, the period of F1 and F2 falls below 550 ms (1.81 Hz), the pulse width of F1 and F2 falls below 550 ms (1.81 Hz), the pulse width of F1 and F2 is set to half of their period. The maximum output frequencies for F1 and F2 are shown in Table 6. The high frequency CF output is intended to be used for communications and calibration purposes. CF produces a **P0** ms.

wide active high pulse (t_4) at a frequency proportional to active power. The CF output frequencies are given in Table 7. As in the case of F1 and F2, if the period of CF (t_5) falls below 192 ms, the CF pulse width is set to half the period. For example, if the CF frequency is 20 Hz, the CF pulse width is 25 ms. One exception to this is when the mode is S0 = 1, SCF = S1 = 0. In this case, the CF pulse width is 66% of the period.

NO LOAD THRESHOLD

0

1

0

1

0

1

0

1

0

0

0

0

1

1

1

1

0

0

1

1

0

0

1

1

The ADE7752 also includes no load threshold and start-up current features that eliminate any creep effects in the meter. The ADE7752 is designed to issue a minimum output frequency. Any load generating a frequency lower than this minimum frequency will not cause a pulse to be issued on F1, F2, or CF. The minimum output frequency is given as 0.005% of the full-scale output frequency for each of the F_{1-7} frequency selections or approximately 0.00204% of the F_{1-7} frequency (see Table 10). For example, for an energy meter with a 100 imp/kWhr meter constant using F_{1-7} (4.77 Hz), the minimum output frequency at F1 or F2 would be 9.15 × 10⁻⁵ Hz. This would be 1.46 × 10⁻⁶ Hz at CF(T6 × F1 Hz). In this example, the no load threshold

would be equivalent to 3.3 W of load or a start-up current of

)				
Table 1 Thresh	/ /	F_1 , and f_1	nd F2 N	/ini	mum I	Ineque	ncy at N	lo Load
SCF	S 1	/so ^	₩F 1, F	2 M	n (mHz	z)	GF M/	n (m/Hz)

×10-'

 2.29×10^{-5}

 9.77×10^{-5}

 9.16×10^{-5}

 3.67×10^{-4}

 3.67×10^{-4}

 1.47×10^{-3}

 1.15×10^{-5}

3.91

 83×1

1.56

1.47 × 10

 5.86×10^{-3} 2.93×10^{-3}


 1.17×10^{-2}

 1.83×10^{-4}

× 1**¢**-³

NEGATIVE POWER INFORMATION

The ADE7752 detects when the current and voltage channels of any of the three phase inputs have a phase difference greater than 90°, i.e., ϕ_A or ϕ_B or $\phi_C > 90°$. This mechanism can detect wrong connection of the meter or generation of active energy. The NEGP pin output will go active high when negative power is detected on any of the three phase inputs. If positive active energy is detected on all the three phases, NEGP pin output is low. The NEGP pin output changes state at the same time as a pulse is issued on CF. If several phases measure negative power, the NEGP pin output will stay high until all the phases measure positive power. If a phase has gone below the NO LOAD threshold, NEGP detection on this phase is disabled. NEGP detection on this phase resumes when the power returns out of NO LOAD condition. See the No Load Threshold section.



¹ RW = Small Outline Wide Body Package in Tubes

© 2003 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. C02676-0-9/03(B)



www.analog.com

Rev. B | Page 24 of 24