


ispLSI® 1016E

High Density Programmable Logic

Features

- HIGH-DENSITY PROGRAMMABLE LOGIC
- 2000 PLD Gates
- 32 I/O Pins, Four Dedicated Inputs
- 96 Registers
- High-Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- HIGH-PERFORMANCE E²CMOS® TECHNOLOGY
- fmax = 125 MHz Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power
- ispLSI OFFERS THE FOLLOWING ADDED FEATURES
- In-System Programmable (ISP™) 5-Volt Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Device for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- ispEXPERT** LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
- Superior Quality of Results
- Tightly Integrated with Leading CAE Vendor Tools
- Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
- PC and UNIX Platforms

Functional Block Diagram



Description


The ispLSI 1016E is a High Density Programmable Logic Device containing 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, one Global OE input pin and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1016E features 5V in-system programming and in-system diagnostic capabilities. The ispLSI 1016E offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. A functional superset of the ispLSI 1016 architecture, the ispLSI 1016E device adds a new global output enable pin.

The basic unit of logic on the ispLSI 1016E device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...B7 (see Figure 1). There are a total of 16 GLBs in the ispLSI 1016E device. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.



Functional Block Diagram

Figure 1. ispLSI 1016E Functional Block Diagram



The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input. Iatched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see Figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each ispLSI 1016E device contains two Megablocks.

The GRP has, as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1016E device are selected using the Clock Distribution Network. Three dedicated clock pins (Y0, Y1 and Y2) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B0 on the ispLSI 1016E device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁴ COND.	#2	DESCRIPTION1	-125		-100		-80		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Prop. Delay, 4PT Bypass, ORP Bypass	-	7.5		10.0	_	15.0	ns
t pd2	Α	2	Data Prop. Delay, Worst Case Path	-	10.0	-	13.0	_	18.5	ns
f max	Α	3	Clk. Frequency with Int. Feedback ³	125	_	100		84.0	_	MHz
fmax (Ext.)		4	Clk. Frequency with Ext. Feedback $\left(\frac{1}{18u^2 + 1co1}\right)$	100		77.0	_	57.0	_	MHz
f max (Tog.)		5	Clk. Frequency, Max. Toggle $\left(\frac{1}{\text{twh} + \text{tw1}}\right)$	167	-	125	_	100		MHz
t su1		6	GLB Reg. Setup Time before Clk., 4 PT Bypass	5.0	_	7.0		8.5	_	ns
tco1	Α	7	GLB Reg. Clk. to Output Delay, ORP Bypass	_	4.5		5.0	_	8.0	ns
t h1	-	8	GLB Reg. Hold Time after Clk., 4 PT Bypass	0.0		0.0		0.0	_	ns
t su2	_	9	GLB Reg. Setup Time before Clk.	5.5		8.0	-	9.5	_	ns
t co2	-	10	GLB Reg. Clk. to Output Delay	****	5.5		6.0	-	9.5	ns
t h2		11	GLB Reg. Hold Time after Clk.	0.0		0.0		0.0		ns
t r1	Α	12	Ext. Reset Pin to Output Delay		10.0	_	13.5	_	17.0	ns
trw1		13	Ext. Reset Pulse Duration	5.0		6.5		10.0	-	ns
t ptoeen	В	14	Input to Output Enable		12.0	-	15.0	-	20.0	ns
t ptoedis	С	15	Input to Output Disable		12.0	-	15.0		20.0	ns
t goeen	В	16	Global OE Output Enable		7.0		9.0		10.5	ns
t goedis	С	17	Global OE Output Disable		7.0	-	9.0		10.5	ns
t wh		18	Ext. Sync. Clk. Pulse Duration, High	3.0		4.0		5.0	_	ns
twl		19	Ext. Sync. Clk. Pulse Duration, Low	3.0		4.0		5.0	-	ns
t su3	-	20	I/O Reg. Setup Time before Ext. Sync. Clk. (Y2, Y3)	3.0	-	3.5		4.5	-	ns
t h3		21	I/O Reg. Hold Time after Ext. Sync. Clk. (Y2, Y3)	0.0	-	0.0		0.0		ns

^{1.} Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030-16/125 100, 80

^{2.} Refer to Timing Model in this data sheet for further details.

Standard 16-bit counter using GRP feedback.
Reference Switching Test Conditions Section.