

*16M x 1Bit CMOS Dynamic RAM with Static Column Mode***DESCRIPTION**

This is a family of 16,777,216 x 1 bit Static Column Mode CMOS DRAMs. Static Column Mode offers high speed random access of memory cells within the same row. Access time(-5, -6, -7 or -8) and package type (SOJ or TSOP-II) are optional features of this family.

All of this family have $\overline{CS}$ -before- $\overline{RAS}$ Refresh, $\overline{RAS}$ -only refresh and Hidden Refresh capabilities.

This 16Mx1 Static Column Mode DRAM Family is fabricated using Samsung's advanced CMOS process to realize high band-width and high reliability. It may be used as main memory unit for high level computer and high performance microprocessor systems.

FEATURES

- Part Identification
 - KM41C16002A(5V, 4K Ref.)

- Active Power Dissipation

Unit : mW

Speed	Power dissipation
-5	495
-6	440
-7	385
-8	330


- Static Column Mode operation
- $\overline{CS}$ -before- $\overline{RAS}$ refresh capability
- $\overline{RAS}$ -only and Hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or Output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V $\pm$ 10% power supply

- Refresh cycles







	Refresh cycle	Refresh Period
KM41C16002A	4K	64ms

- Performance range:

Speed	tRAC	tCAC	tRC	tSC
-5	50ns	13ns	90ns	30ns
-6	60ns	15ns	110ns	35ns
-7	70ns	20ns	130ns	40ns
-8	80ns	20ns	150ns	45ns

FUNCTIONAL BLOCK DIAGRAM

SAMSUNG ELECTRONIC CO. LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)


Pin Name	Pin Function
A0 - A11	Address Inputs
D	Data in
Q	Data out
Vss	Ground
RAS	Row Address Strobe
CS	Chip select input
W	Read/Write Input
Vcc	Power(+5.0V)
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-1 to +7.0	V
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	P _D	1	W
Short circuit output current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS}, T_A= 0 to 70 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	-	V _{CC} +1.0 ^{*1}	V
Input low voltage	V _{IL}	-1.0 ^{*2}	-	0.8	V

*1 : V_{CC}+2.0V at pulse width ≤ 20ns (pulse width is measured at V_{CC})

*2 : -2.0V at pulse width ≤ 20ns (pulse width is measured at V_{SS})

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input leakage current (Any input 0≤V _{IN} ≤V _{CC} +0.5V all other pins not under test=0 volts.)	I _{IL} (L)	- 5	5	μA
Output leakage current (Data out is disabled, 0V≤V _{OUT} ≤V _{CC})	I _{OL} (L)	- 5	5	μA
Output high voltage level(I _{OH} =-5mA)	V _{OH}	2.4	-	V
Output low voltage level(I _{OL} =4.2mA)	V _{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Speed	Max	Units
		KM41C16002A	
I _{CC1}	-5	90	mA
	-6	80	mA
	-7	70	mA
	-8	60	mA
I _{CC2}	Don't care	2	mA
I _{CC3}	-5	90	mA
	-6	80	mA
	-7	70	mA
	-8	60	mA
I _{CC4}	-5	80	mA
	-6	70	mA
	-7	60	mA
	-8	50	mA
I _{CC5}	Don't care	1	mA
I _{CC6}	-5	90	mA
	-6	80	mA
	-7	70	mA
	-8	60	mA

I_{CC1} *: Operating current ($\overline{RAS}$ and $\overline{CS}$ cycling @t_{RC}=min.)

I_{CC2} : Standby current ($\overline{RAS}=\overline{CS}=W=V_{IH}$)

I_{CC3} *: RAS-only refresh current ($\overline{CS}=V_{IH}$, $\overline{RAS}$, Address cycling @t_{RC}=min.)

I_{CC4} *: Static Column Mode current ($\overline{RAS}=V_{IL}$, $\overline{CS}$, Address cycling @t_{SC}=min.)

I_{CC5} : Standby current ($\overline{RAS}=\overline{CS}=W=V_{CC}-0.2V$)

I_{CC6} *: $\overline{CS}$ -before-RAS refresh current ($\overline{RAS}$ and $\overline{CS}$ cycling @t_{RC}=min.)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one Static Column mode cycle time t_{SC}.

CAPACITANCE ($T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$, $f=1\text{MHz}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance [A0 - A9]	C_{IN1}	-	5	pF
Input capacitance [$\overline{\text{RAS}}$, $\overline{\text{CS}}$, W, $\overline{\text{OE}}$]	C_{IN2}	-	7	pF
Output Capacitance [DQ0 - DQ3]	C_{DQ}	-	7	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, See note 1,2)Test condition : $V_{CC}=5.0\text{V} \pm 10\%$, $V_{IH}/V_{IL} = 2.4/0.8\text{V}$, $V_{OH}/V_{OL} = 2.4/0.4\text{V}$

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	90		110		130		150		ns	
Read-modify-write cycle time	tRWC	110		130		155		175		ns	
Access time from $\overline{\text{RAS}}$	tRAC		50		60		70		80	ns	3,4,10
Access time from $\overline{\text{CS}}$	tCAC		13		15		20		20	ns	3,4,5
Access time from column address	tAA		25		30		35		40	ns	3,10
$\overline{\text{CS}}$ to output in Low-Z	tCLZ	0		0		0		0		ns	3
Output buffer turn-off delay from $\overline{\text{CS}}$	tOFF	0	13	0	15	0	20	0	20	ns	6
Transition time (rise and fall)	tT	3	50	3	50	3	50	3	50	ns	2
$\overline{\text{RAS}}$ precharge time	tRP	30		40		50		60		ns	
$\overline{\text{RAS}}$ pulse width	tRAS	50	10K	60	10K	70	10K	80	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	13		15		20		20		ns	
$\overline{\text{CS}}$ hold time	tCSH	50		60		70		80		ns	
$\overline{\text{CS}}$ pulse width	tCS	13	10K	15	10K	20	10K	20	10K	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ delay time	tRCD	20	37	20	45	20	50	20	60	ns	4
$\overline{\text{RAS}}$ to column address delay time	tRAD	15	25	15	30	15	35	15	40	ns	10
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	tCRP	5		5		5		5		ns	
Row address set-up time	tASR	0		0		0		0		ns	
Row address hold time	tRAH	10		10		10		10		ns	
Column address set-up time	tASC	0		0		0		0		ns	
Column address hold time	tCAH	10		10		15		15		ns	
Column address hold time	tAR	40		50		55		60		ns	14
Column address to $\overline{\text{RAS}}$ lead time	tRAL	25		30		35		40		ns	
Read command set-up time	tRCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CS}}$	tRCH	0		0		0		0		ns	8
Read command hold time referenced to $\overline{\text{RAS}}$	tRRH	0		0		0		0		ns	8
Write command hold time	tWCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	tWCR	40		45		55		60		ns	14
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	tRWL	15		15		20		20		ns	
Write command to $\overline{\text{CS}}$ lead time	tCWL	13		15		20		20		ns	
Data set-up time	tDS	0		0		0		0		ns	9

AC CHARACTERISTICS (Continued)

Parameter	Symbol	- 5		- 6		- 7		- 8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Data hold time	t _{DH}	10		10		15		15		ns	9
Data hold time referenced to RAS	t _{DHR}	40		45		55		60		ns	14
Refresh period	t _{REF}		64		64		64		64	ms	
Write command set-up time	t _{WCS}	0		0		0		0		ns	7
CS to W delay time	t _{CWD}	13		15		20		20		ns	7
RAS to W delay time	t _{RWD}	50		60		70		80		ns	7
Column address to W delay time	t _{AWD}	25		30		35		40		ns	7
CS set-up time (CS-before-RAS refresh)	t _{CSR}	5		5		5		5		ns	
CS hold time (CS-before-RAS refresh)	t _{CHR}	10		10		10		10		ns	
RAS to CS precharge time	t _{RPC}	5		5		5		5		ns	
CS precharge time(C-B-R counter test cycle)	t _{CPT}	20		20		30		30		ns	
Static Column mode cycle time	t _{SC}	30		35		40		45		ns	
Static Column mode read-modify-write cycle time	t _{SRWC}	53		60		70		80		ns	
Access time from last write	t _{ALW}		50		55		65		75	ns	3,11
Output data hold time from column address	t _{AOH}	5		5		5		5		ns	
Output data enable time from W	t _{OW}		35		40		45		55	ns	
CS precharge time (Static Column cycle)	t _{CP}	10		10		10		10		ns	
RAS pulse width (Static Column cycle)	t _{RASC}	50	200K	60	200K	70	200K	80	100K	ns	
CS pulth width (Static Column cycle)	t _{CSC}	13	200K	15	200K	20	200K	20	200K	ns	
Column address hold time referenced to RAS rising	t _{AH}	5		5		5		5		ns	
Last write to column address delay time	t _{LWAD}	20	25	20	25	25	30	25	35	ns	
Last write to column address hold time	t _{AHLW}	50		55		65		75		ns	
Write command inactive time	t _{WI}	10		10		10		10		ns	
Write address hold time referenced to RAS	t _{AWR}	40		45		55		60		ns	
Write command set-up time(Test mode in)	t _{WTS}	10		10		10		10		ns	
Write command hold time(Test mode in)	t _{WTH}	10		10		10		10		ns	
W to RAS precharge time(C-B-R refresh)	t _{WRP}	10		10		10		10		ns	
W to RAS hold time(C-B-R refresh)	t _{WRH}	10		10		10		10		ns	

TEST MODE CYCLE

(Note. 11)

Parameter	Symbol	-5		-6		-7		-8		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	tRC	95		115		135		155		ns	
Read-modify-write cycle time	tRWC	140		160		190		210		ns	
Access time from $\overline{\text{RAS}}$	tRAC		55		65		75		85	ns	3,4,10
Access time from $\overline{\text{CS}}$	tCAC		18		20		25		25	ns	3,4,5
Access time from column address	tAA		30		35		40		45	ns	3,10
$\overline{\text{RAS}}$ pulse width	tRAS	55	10K	65	10K	75	10K	85	10K	ns	
$\overline{\text{CS}}$ pulse width	tCS	18	10K	20	10K	25	10K	25	10K	ns	
$\overline{\text{RAS}}$ hold time	tRSH	20		20		25		25		ns	
$\overline{\text{CS}}$ hold time	tCSH	55		65		75		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	tRAL	30		35		40		45		ns	
$\overline{\text{CS}}$ to W delay time	tCWD	18		20		25		25		ns	7
$\overline{\text{RAS}}$ to W delay time	tRWD	55		65		75		85		ns	7
Column address to W delay time	tAWD	30		35		40		45		ns	7
Static Column mode cycle time	tSC	35		40		45		50		ns	
Static Column mode read-modify-write cycle time	tSRWC	58		65		75		85		ns	
$\overline{\text{RAS}}$ pulse width (Static Column cycle)	tRASC	55	200K	65	200K	75	200K	85	200K	ns	
Access time from last write	tALW		55		60		70		80	ns	3,11

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to the $\overline{CS}$ leading edge in early write cycles and to the $\overline{W}$ leading edge in read-modify-write cycles.
10. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AA} .
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
14. t_{AR} , t_{WCR} , and t_{DHR} are referenced to $t_{RAD}(\text{MAX})$.