

MC14511B

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

The MC14511B BCD-to-seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and an output drive capability. Lamp test (\overline{LT}), blanking (\overline{BI}), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven-segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

- Low Logic Circuit Power Dissipation
- High-Current Sourcing Outputs (Up to 25 mA)
- Latch Storage of Code
- Blanking Input
- Lamp Test Provision
- Readout Blanking on all Illegal Input Combinations
- Lamp Intensity Modulation Capability
- Time Share (Multiplexing) Facility
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Chip Complexity: 216 FETs or 54 Equivalent Gates
- Triple Diode Protection on all Inputs

6

MAXIMUM RATINGS* (Voltages referenced to V_{SS})

Rating	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to +18	V
Input Voltage, All Inputs	V_{in}	-0.5 to $V_{DD} + 0.5$	V
DC Current Drain per Input Pin	I	10	mA
Operating Temperature Range	T_A	-55 to +125	°C
Power Dissipation per Package†	P_D	500	mW
Storage Temperature Range	T_{stg}	-65 to +150	°C
Maximum Output Drive Current (Source) per Output	I_{OHmax}	25	mA
Maximum Continuous Output Power (Source) per Output ‡	P_{OHmax}	50	mW

‡ $P_{OHmax} = I_{OH}(V_{DD} - V_{OH})$

*Maximum Ratings are those values beyond which damage to the device may occur.

†Temperature Derating: Plastic "P and D/DW" Packages: 7.0 mW/°C From 65°C To 125°C

Ceramic "L" Packages - 12 mW/°C From 100°C To 125°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. A destructive high current mode may occur if V_{in} and V_{out} are not constrained to the range $V_{SS} - (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Due to the sourcing capability of this circuit, damage can occur to the device if V_{DD} is applied, and the outputs are shorted to V_{SS} and are at a logical 1 (See Maximum Ratings).

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).



L SUFFIX
CERAMIC
CASE 620



P SUFFIX
PLASTIC
CASE 648



D SUFFIX
SOIC
CASE 751B




DW SUFFIX
SOIC
CASE 751G

ORDERING INFORMATION


MC14XXXBCP Plastic
MC14XXXBCL Ceramic
MC14XXXBDW SOIC
MC14XXXBD SOIC

$T_A = -55^\circ$ to 125°C for all packages.

PIN ASSIGNMENT



DISPLAY



TRUTH TABLE

INPUTS					OUTPUTS				DISPLAY				
LE	B	LT	D	B	A	f	g	a		b	c	d	e
x	x	0	x	x	x	1	1	1	1	1	1	1	8
x	0	1	x	x	x	0	0	0	0	0	0	0	Blank
0	1	1	0	0	0	1	1	1	1	1	0	0	0
0	1	1	0	0	1	0	1	1	0	0	0	1	5
0	1	1	0	1	0	0	0	1	1	1	1	0	9
0	1	1	1	0	0	1	1	1	0	0	0	0	2
0	1	1	1	0	0	0	1	1	1	1	1	1	6
0	1	1	1	0	1	1	1	0	0	1	1	1	4
0	1	1	1	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	1	0	0	0	0	0	0	Blank
0	1	1	1	1	1	1	1	0	0	0	0	0	Blank
0	1	1	1	1	1	1	1	1	0	0	0	0	Blank
1	1	1	x	x	x	x	x	x	x	x	x	x	Blank

x = Don't Care

* Depends upon the BCD code previously applied when LE = 0

MC14511B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} V _{dC}	-55°C		25°C			125°C		Unit	
			Min	Max	Min	Typ #	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	V _{dC}	
		10	—	0.05	—	0	0.05	—	0.05		
		15	—	0.05	—	0	0.05	—	0.05		
V _{in} = 0 or V _{DD}	V _{OH}	5.0	4.1	—	4.1	4.57	—	4.1	—	V _{dC}	
		10	9.1	—	9.1	9.58	—	9.1	—		
		15	14.1	—	14.1	14.59	—	14.1	—		
Input Voltage # (V _O = 3.8 or 0.5 V _{dC}) (V _O = 8.8 or 1.0 V _{dC}) (V _O = 13.8 or 1.5 V _{dC})	"0" Level V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	V _{dC}	
		10	—	3.0	—	4.50	3.0	—	3.0		
		15	—	4.0	—	6.75	4.0	—	4.0		
	"1" Level V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	V _{dC}	
		10	7.0	—	7.0	5.50	—	7.0	—		
		15	11	—	11	8.25	—	11	—		
Output Drive Voltage Source	V _{OH}	5.0	4.1	—	4.1	4.57	—	4.1	—	V _{dC}	
			(I _{OH} = 0 mA)	—	—	—	4.24	—	—		—
			(I _{OH} = 5.0 mA)	—	—	—	4.12	—	3.5		—
			(I _{OH} = 10 mA)	3.9	—	3.9	—	—	—		—
			(I _{OH} = 15 mA)	—	—	—	3.94	—	—		—
			(I _{OH} = 20 mA)	3.4	—	3.4	3.70	—	3.0		—
		10	9.1	—	9.1	9.58	—	9.1	—	V _{dC}	
			(I _{OH} = 0 mA)	—	—	—	9.26	—	—		—
			(I _{OH} = 5.0 mA)	—	—	—	9.17	—	8.6		—
			(I _{OH} = 10 mA)	9.0	—	9.0	—	—	—		—
			(I _{OH} = 15 mA)	—	—	—	9.04	—	—		—
			(I _{OH} = 20 mA)	8.6	—	8.6	8.90	—	8.2		—
15	14.1	—	14.1	14.59	—	14.1	—	V _{dC}			
	(I _{OH} = 0 mA)	—	—	—	14.27	—	—		—		
	(I _{OH} = 5.0 mA)	—	—	—	14.18	—	13.6		—		
	(I _{OH} = 10 mA)	14	—	14	—	—	—		—		
	(I _{OH} = 15 mA)	—	—	—	14.07	—	—		—		
	(I _{OH} = 20 mA)	13.6	—	13.6	13.95	—	13.2		—		
Output Drive Current Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc	
		10	1.6	—	1.3	2.25	—	0.9	—		
		15	4.2	—	3.4	8.8	—	2.4	—		
Input Current	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc	
Input Capacitance	C _{in}	—	—	—	—	5.0	7.5	—	—	pF	
Quiescent Current (Per Package) V _{in} = 0 or V _{DD} , I _{out} = 0 μA	I _{DD}	5.0	—	5.0	—	0.005	5.0	—	150	μAdc	
		10	—	10	—	0.010	10	—	300		
		15	—	20	—	0.015	20	—	600		
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (1.9 μA/kHz) f + I _{DD}							μAdc	
		10	I _T = (3.8 μA/kHz) f + I _{DD}								
		15	I _T = (5.7 μA/kHz) f + I _{DD}								

#Noise immunity specified for worst-case input combination.

Noise Margin for both "1" and "0" level =

1.0 V_{dC} min @ V_{DD} = 5.0 V_{dC}

2.0 V_{dC} min @ V_{DD} = 10 V_{dC}

2.5 V_{dC} min @ V_{DD} = 15 V_{dC}

**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) V_{DD} f$$

where: I_T is in μA (per package), C_L in pF, V_{DD} in V_{dC}, and f in kHz is input frequency.

MC14511B

SWITCHING CHARACTERISTICS* ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD} V _{dC}	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.25 \text{ ns/pF}) C_L + 17.5 \text{ ns}$ $t_{TLH} = (0.20 \text{ ns/pF}) C_L + 15 \text{ ns}$	t_{TLH}	5.0 10 15	— — —	40 30 25	80 60 50	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) C_L + 50 \text{ ns}$ $t_{THL} = (0.75 \text{ ns/pF}) C_L + 37.5 \text{ ns}$ $t_{THL} = (0.55 \text{ ns/pF}) C_L + 37.5 \text{ ns}$	t_{THL}	5.0 10 15	— — —	125 75 65	250 150 130	ns
Data Propagation Delay Time $t_{PLH} = (0.40 \text{ ns/pF}) C_L + 620 \text{ ns}$ $t_{PLH} = (0.25 \text{ ns/pF}) C_L + 237.5 \text{ ns}$ $t_{PLH} = (0.20 \text{ ns/pF}) C_L + 165 \text{ ns}$ $t_{PHL} = (1.3 \text{ ns/pF}) C_L + 655 \text{ ns}$ $t_{PHL} = (0.60 \text{ ns/pF}) C_L + 260 \text{ ns}$ $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 182.5 \text{ ns}$	t_{PLH} t_{PHL}	5.0 10 15 5.0 10 15	— — — — — — —	640 250 175 720 290 200	1280 500 350 1440 580 400	ns
Blank Propagation Delay Time $t_{PLH} = (0.30 \text{ ns/pF}) C_L + 585 \text{ ns}$ $t_{PLH} = (0.25 \text{ ns/pF}) C_L + 187.5 \text{ ns}$ $t_{PLH} = (0.15 \text{ ns/pF}) C_L + 142.5 \text{ ns}$ $t_{PHL} = (0.85 \text{ ns/pF}) C_L + 442.5 \text{ ns}$ $t_{PHL} = (0.45 \text{ ns/pF}) C_L + 177.5 \text{ ns}$ $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 142.5 \text{ ns}$	t_{PLH} t_{PHL}	5.0 10 15 5.0 10 15	— — — — — — —	600 200 150 485 200 160	750 300 220 970 400 320	ns
Lamp Test Propagation Delay Time $t_{PLH} = (0.45 \text{ ns/pF}) C_L + 290.5 \text{ ns}$ $t_{PLH} = (0.25 \text{ ns/pF}) C_L + 112.5 \text{ ns}$ $t_{PLH} = (0.20 \text{ ns/pF}) C_L + 80 \text{ ns}$ $t_{PHL} = (1.3 \text{ ns/pF}) C_L + 248 \text{ ns}$ $t_{PHL} = (0.45 \text{ ns/pF}) C_L + 102.5 \text{ ns}$ $t_{PHL} = (0.35 \text{ ns/pF}) C_L + 72.5 \text{ ns}$	t_{PLH} t_{PHL}	5.0 10 15 5.0 10 15	— — — — — — —	313 125 90 313 125 90	625 250 180 625 250 180	ns
Setup Time	t_{su}	5.0 10 15	100 40 30	—	—	ns
Hold Time	t_h	5.0 10 15	60 40 30	—	—	ns
Latch Enable Pulse Width	t_{WL}	5.0 10 15	520 220 130	260 110 65	—	ns

* The formulas given are for the typical characteristics only.

6

MC14511B

FIGURE 1 – DYNAMIC POWER DISSIPATION SIGNAL WAVEFORMS






FIGURE 2 – DYNAMIC SIGNAL WAVEFORMS



6

MC14511B

CONNECTIONS TO VARIOUS DISPLAY READOUTS



MC14511B

LOGIC DIAGRAM

