1M x 16 CM OS EDO Dynamic RAM 3.3V PRELIMINARY*

PIN CONFIGURATION TOP VIEW

Vcc [1	42	Ь	Vss
1/00	2	41	Þ	1/015
I/O1 [3	40	Þ	1/014
1/02	4	39	Þ	1/013
I/O3 [5	38	口	1/012
Vcc [6	37	口	Vss
1/04 E	7	36	口	1/011
1/05	8	35	口	1/010
1/06	9	34	口	1/09
1/07	10	33	口	1/08
NC [11	32	口	NC
NC [12	31	Þ	LCAS
WE [13	30	口	UCAS
RAS [14	29	Þ	ŌĒ
NC [15	28	口	Α9
NC [16	27	口	A8
A0 [17	26	Þ	Α7
A1 [18	25	口	A 6
A2 [19	24	Þ	A5
A3 🗆	20	23	Þ	A4
Vcc [21	22	Þ	Vss

PIN DESCRIPTION

A 0-9	Address Inputs
I/ O 0-15	Data Input/Outputs
Œ	Output Enable
WE	Write Enable
RAS	Row Address Strobe
<u>UCAS</u>	Upper Column Address Strobe
<u>LCAS</u>	Lower Column Address Strobe
Vcc	Power Supply
Vss	Ground
NC	Not Connected

PLASTIC PLUS™ FEATURES

- Fast Access Time (trac): 70ns
- Power Supply: $3.3V \pm 0.3V$
- Packaging
 - 42 Lead Plastic Surface-Mount SOJ (TJ)
- Industrial and Military Temperature Ranges
- Extended Data Out (EDO) Page Mode Access Cycle.
- TTL-Compatible Inputs and Outputs
- JEDEC and Industry-Standard x16 Timing, Functions, Pinout and Package.
- RAS-Only Refresh
- xCAS Before RAS Refresh
- Hidden Refresh
- Byte Write Access Cycle
- 1024 Cycle Refresh in 16ms
- This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	TA	-55	+125	°C
Storage Temperature	Тѕтс	-55	+150	°C
Short Circuit Output Current	los		50	m A
Power Dissipation	Рт		1	W
Supply Voltage Range*	Vcc	-1.0	4.6	٧
Voltage Range on any Pin*	VT	-1.0	5.5	٧

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposed to absolute-maximum-rated conditions for extended periods may affect device reliability.

* All voltage values are with respect to Vss.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	3.0	3.6	٧
Input High Voltage	ViH	2.0	Vcc +1	٧
Input Low Voltage*	VIL	-1.0	+0.8	٧
Operating Temp. (Mil.)	Ta	-55	+125	°C
Operating Temp. (Ind.)	Ta	-40	+85	°C

^{*} The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

CAPACITANCE

 $(TA = 25^{\circ}C)$


Parameter	Symbol	Max	Unit
Ao-9 Input Capacitance	CI(A)	5	pF
RAS and CAS Input Capacitance	CI(RC)	7	pF
OE Input Capacitance	CI(OE)	7	pF
WE Input Capacitance	CI(WE)	7	pF
I/O Capacitance	Cio	7	рF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

 $(V \infty = 3.3 \text{V}, \text{Vss} = 0 \text{V}, \text{TA} = -55 ^{\circ}\text{C to} +125 ^{\circ}\text{C})$

			7	70	
Parameter	Test Condition	Symbol Symbol	Min	Max	Units
High Level Output Voltage	lон = -2.0mA	Vон	2.4		٧
Low Level Output Voltage	loL = 2.0 mA	Vol		0.4	٧
Input Current (Leakage)	VI = 0V to Vcc max, Vcc = 3.6V All others = 0V	lı		10	μΑ
Output current (Leakage)	VO = 0V to Vcc, CAS high	lo		10	μΑ
Read or Write Cycle Current	minimum cycle	lcc1		190	m A
Standby Current	TTL, RAS and CAS high	lcc2		2	m A
Standby Surroin	CMOS, RAS and CAS high	lcc2		1	m A
Average Page Current	RAS low, CAS cycling	lcc4		150	m A



AC TEST CONDITIONS

Parameter	Тур	Unit
Input Pulse Levels	VIL = 0, VIH = 2.5	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	٧

NOTES:

Vz is programmable from -2V to +7V. lot & lot programmable from 0 to 16mA.

Tester Impedance $Z_0 = 75 \Omega$.

Vz is typically the midpoint of VoH and VoL.

low & lonare adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

WHITE MICROELECTRONICS

AC CHARACTERISTICS

(Notes: 1, 2, 4-7, 12) (V ∞ = 3.3V \pm 0.3V, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol		<u>-70</u>	
		Min	Max	
Column Address Access Time	taa		35	ns
Column Address Setup to CAS Precharge	tach	15		ns
Column Address Hold Time (Reference to RAS)	tar	50		ns
Column Address Setup Time (20)	tasc	0		ns
Row Address Setup Time (20)	tasr	0		ns
Column Address to WE Delay Time (8)	tawd	60		ns
Access Time from CAS (9,20)	tcac		20	ns
Column Address Hold Time (20)	tcah	12		ns
CAS Pulse Width (22)	tcas	13	10,000	ns
CAS Hold Time (CBR Refresh) (3,21)	tchn	12		ns
Last CAS going Low to first CAS to return High (24)	tclch	10		ns
CAS to Output in Low-Z (21)	tcLz	0		ns
Data Output hold after next CAS Low	tсон	3		ns
CAS Precharge Time (10,25)	tcp	10		ns
Access Time from CAS Precharge (21)	tcpa		40	ns
CAS to RAS Precharge Time (21)	tcrp	5		ns
CAS Hold Time (21)	tcsн	55		ns
CAS Setup Time (CBR Refresh) (3,20)	tcsn	5		ns
CAS to WE Delay Time (8,20)	tcwp	40		ns
Write Command to CAS Lead Time (21)	tcwL	15		ns
Data-In Hold Time (11,20)	tон	12		ns
Data-In Setup Time (11,20)	tos	0		ns
Output Disable	top	0	15	ns
Output Enable (12, 20)	toe		20	ns
OE Hold Time from WE during Read-Modify-Write Cycle (13)	toeн	12		ns
OE High hold from CAS High (13)	toehc	10		ns
OE High Pulse Width	toep	10		ns
OE Low to CAS High Setup Time	toes	5		ns
Output Buffer Turn-Off Delay (15,21)	toff	0	15	ns

NOTES: See full list on page 5.

AC CHARACTERISTICS

(Notes: 1, 2, 4-7, 12) (VCC = $3.3V \pm 0.3V$, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol		<u>-70</u>	Units	
		Min	Max		
OE Setup Prior to RAS during Hidden Refresh Cycle (26)	tord	0		ns	
EDO-Page-Mode Read or Write Cycle Time (26)	tpc	35		ns	
EDO-Page-Mode Read-Write Cycle Time (14)	tprwc	85		ns	
Access Time from RAS (16)	trac		70	ns	
RAS to Column Address Delay Time	trad	12		ns	
Row Address Hold Time	t RAH	10		ns	
RAS Pulse Width	tras	70	10,000	ns	
RAS Pulse Width (EDO Page Mode)	trasp	70	125,000	ns	
RAS Pulse Width during Self Refresh	trass	100		μs	
Random Read or Write Cycle Time	tnc	130		ns	
RAS to CAS Delay Time (17,20)	trco	14	50	ns	
Read Command Hold Time (referenced to CAS) (18,23)	tach	0		ns	
Read Command Setup Time (20)	trics	0		ns	
Refresh Period (1,024 cycles)	tref		16	m s	
RAS Precharge Time	tap	50		ns	
RAS to CAS Precharge Time	t RPC	5		ns	
Read Command Hold Time (referenced to RAS) (18)	terh	0		ns	
RAS Hold Time (27)	tяsн	15		ns	
Read Write Cycle Time	trwc	180		ns	
RAS to WE Delay Time (8)	trwo	90		ns	
Write Command to RAS Lead Time	trwL	18		ns	
Transition Time (rise or fall)	tт	2	50	ns	
Write Command Hold Time (27)	twch	12		ns	
Write Command Hold Time (referenced to RAS)	twcn	55		ns	
WE Command Setup Time (8,20)	twcs	0		ns	
Output Disable Delay from WE	twнz	0	15	ns	
Write Command Pulse Width	twp	5		ns	
WE Pulse to Disable at CAS High	twpz	12		ns	
WE Hold Time (CBR Refresh)	twr	10		ns	
WE Hold Time (CBR Refresh)	twrp	10		ns	

NOTES: See full list on next page.

NOTES:

- 1. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 2. An initial pause of 100 µs is required after power-up is followed by eight RAS refresh cycles (RAS-only or CBR with WE High), before proper device operation is ensured. The eight RAS cycle wake-ups should be repeated any time the tree refresh requirement is exceeded.
- 3. Enables on-chip refresh and address counters.
- 4. AC characteristics assume tr = 2.5 ns.
- 5. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIH (or between VIL and VIH).
- 6. In addition to meeting the transition rate between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 7. Measured with a load equivalent to two TTL gates and 100pF; and VoL = 0.8V and VoH = 2V.
- 8. twcs, trwb, tawb and tcwb are not restrictive operating parameters. twcs applies to Early Write cycles. trwb, tawb and tcwb apply to Read-Modify-Write cycles. If twcs ≥ twcs (min), the cycle is an Early Write cycle and the data output will remain an open circuit throughout the entire cycle. twcs < twcs (min) and trwb ≥ trwb (min), tawb ≥ tawb (min) and tcwb ≥ tcwb (min), the cycle is a Read-Modify-Write and the data output will contain data read from the selected cell. If neither of the above conditions is met, the data-out is indeterminate. OE held High and WE taken Low after CAS goes Low results in a Late Write (OE-controlled) cycle. twcs, trwb, tcwb and tawb are not applicable in a Late Write cycle.
- Assumes that tRCD ≥ tRCD (max).
- 10. If CAS is Low at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed High for tcp.
- 11. These parameters are referenced to CAS leading edge in Early Write cycles and WE leading edge in Late Write or Read-Modify-Write cycles.
- 12. If \overline{OE} is tied permanently Low, Late Write or Read-Modify-Write operations are not permissible and should not be attempted. Additionally, \overline{WE} must be pulsed during \overline{CAS} High time in order to place I/O buffers in High-Z.
- 13. Late Write and Read-Modify-Write cycle must have both too and toeн met (OE High during Write cycle) in order to ensure that the output buffers will be open during the Write cycle. The I/Os will provide the previously read data if CAS remains Low and OE is taken back Low after toeн is met. If CAS goes High prior to OE going back Low, theI/Os will remain open.
- 14. Assumes that trop ≥ trop (max). If trop is greater than the maximum recommended value shown in this table, trac will increase by the amount that trop exceeds the value shown.
- 15. topp (max) defines the time at which the output achieves the open circuit condition and is not referenced from the rising edge of RAS or CAS, whichever occurs first.
- 16. The trap (max) limit is no longer specified. trap (max) was specified as a reference point only. If trap was greater than the specified trap (max) limit, then access time was controlled exclusively by tax (trac and toac no longer applied). With or without the trop limit, tax and toac must always be met.
- 17. The trace (max) limit is no longer specified. trace (max) was specified as a reference point only. If trace was greater than the specified trace (max) limit, then access time was controlled exclusively by trace (trace (min) no longer applied). With or without the trace limit, that and trace must always be met.
- 18. Either trich or trinh must be satisfied for a Read cycle.
- 19. The first xCAS edge to transition Low.
- 20. Output parameter (I/Ox) is referenced to corresponding CAS input: I/Oo-7 by LCAS and I/O8-15 by UCAS.
- 21. Each xCAS must meet minimum pulse width.
- 22. The last xCAS edge to transition High.
- 23. Last falling xCAS edge to first rising xCAS edge.
- 24. Last rising \overline{xCAS} edge to first rising \overline{xCAS} edge.
- 25. Last rising CAS edge to next cycle's last rising xCAS edge.
- 26. Last xCAS to go Low.
- 27. A Hidden Refresh may also be performed after a Write cycle. In this case, \overline{WE} is Low and \overline{OE} is High.

GENERAL DESCRIPTION

The 1M x 16 is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x16 configuration. The Meg x 16 has both Byte Write and Word Write access cycles via two CAS pins (LCAS and UCAS).

These function like a single CAS found on other DRAMs in that either LCAS or UCAS will generate an internal CAS.

The CAS function and timing are determined by the first CAS (LCAS or UCAS) to transition Low and the last CAS to transition back High. Using only one of the two signals results in a byte Write cycle. LCAS transitioning Low selects an access cycle for the lower byte (I/O₀₋₇), and UCAS transitioning Low selects an access cycle for the upper byte (I/O₈₋₁₅).

Each bit is uniquely addressed through the 20 address bits during Read or Write cycles. These are entered 10 bits (Ao-9) at a time. RAS is used to latch the first 10 bits and CAS, the latter 10 bits. The CAS function also determines whether the cycle will be a refresh cycle (RAS only) or an active cycle (Read, Write or Read-Write) once RAS goes Low.

The LCAS and UCAS inputs internally generate a CAS signal that functions like the single CAS input on other DRAMs. The key difference is each CAS input (LCAS and UCAS) controls its corresponding eight I/O inputs during Write accesses. LCAS controls I/O₀₋₇, and UCAS controls I/O₈₋₁₅. The two CAS controls give the 1M x 16 both Byte Read and Byte Write cycle capabilities.

A logic High on WE dictates Read mode, while a logic Low on WE dictates Write mode. During a Write cycle, data-in (I) is latched by the falling edge of WE or CAS (LCAS or UCAS), whichever occurs last. An Early Write occurs when WE is taken Low prior to either CAS falling. A Late Write or Read-Modify-Write occurs when WE falls after CAS (LCAS or UCAS) was taken Low. During Early Write cycles, the data outputs (O) will remain High-Z, regardless of the state of OE. During Late Write or Read-Modify-Write is attempted while keeping OE Low, no write will occur, and the data outputs will drive read data from the accessed location.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by OE and WE.

PAGE ACCESS

Page operations allow faster data operations (Read, Write or Read-Modify-Write) within a row address defined page boundary. The Page cycle is always initiated with a row address strobed-in by RAS, followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS Low and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS High terminates the Page Mode of operation.

EDO PAGE MODE

The 1M x 16 provides EDO Page Mode, which is an accelerated Fast Page Mode cycle. The primary advantage of EDO is the availability of data-out even after CAS returns High. EDOprovides for CAS precharge time (tcp) to occur without the output data going invalid. This elimination of CAS output control provides for pipeline Reads.

Fast Page Mode DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS. EDO Page Mode DRAM's operate like Fast Page Mode DRAM's, except data will remain valid or become valid after CAS goes High during Reads, provided RAS and OE are held Low. If OE is pulsed while RAS and CAS are Low, data will toggle from valid data to High-Z and back to the same valid data. If OE is toggled or pulsed after CAS goes High while RAS remains Low, data will transition to and remain High-Z. WE can also perform the function of disabling the output drivers under certain conditions.

BYTE ACCESS CYCLE

The Byte Writes and Byte Reads are determined by the use of LCAS and UCAS. Enabling LCAS selects a lower byte access (I/Oo-7). Enabling UCAS selects an upper byte access (I/O₈₋₁₅). Enabling both LCAS and UCAS selects a Word Write cycle.

The 1M x 16 may be viewed as two 1M x 8 DRAMs that have common input controls, with the exception of the CAS inputs.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an Early Write on one byte and a Late Write on the other byte are not allowed during the same cycle. However, an Early Write on one byte and a Late Write on the other byte, after a CAS precharge has been satisfied, are permissible.

REFRESH

Preserve correct memory cell data by maintaining power and executing any RAS cycle (Read, Write) or RAS refresh cycle (RASonly, CBR or Hidden) so that all 1.024 combinations of RAS addresses are executed within tREF (max), regardless of sequence. The CBR cycle will invoke the internal refresh counter for automatic RAS addressing.

STANDBY

Returning RAS and CAS High terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS High time.



