## MEMORY cmos 2 × 512K × 32-BIT× 2-PART DUAL PART SINGLE DATA RATE I/F FCRAM™

**Consummer/Embeded Application Specific Memory for SiP** 

# MB811L646449-12/18

# $\label{eq:cmost} CMOS\ 2\mbox{-Bank}\times 524,288\mbox{-Word}\times 32\mbox{-Bit}\times 2\mbox{-Part}$ Dual Part Fast Cycle Random Access Memory(FCRAM) with SinIge Data Rate

## DESCRIPTION

The Fujitsu MB811L646449 is a Dual Part Single Data Rate Interface Fast Cycle Random Access Memory (FCRAM\*) containing 33,554,432 memory cells accessible in a 32-bit format for each part. The MB811L646449 features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB811L646449 is utilized using a Fujitsu advanced FCRAM core technology and designed for low power consumption and low voltage operation than reguler synchronous DRAM (SDRAM).

The MB811L646449 is dedicated for SiP (System in a package), and ideally suited for various embedded/ consumer applications including digital AVs and image processing where a large band width and low power consumption memory is needed.

\*: FCRAM is a trademark of Fujitsu Limited, Japan.

Parameter		MB811L646449-12	MB811L646449-18		
CL - trcd - trp	CL = 2	2 - 2 - 2 clk min.	2 - 2 - 2 clk min.		
Clock Frequency	4	81 MHz max.	54 MHz max.		
Burst Mode Cycle Time	CL = 2	12 ns min.	18 ns min.		
Access Time from Clock	CL = 2	9 ns max.	9 ns max.		
Operating Current		240mA max.	160mA max.		
Power Down Mode Current (Icc2PS)		2 mA max.	2 mA max.		
Self Refresh Current (Icc6)		5 mA max.	5 mA max.		

## ■ PRODUCT LINE & FEATURES

- Dual 32M bit (2 banks  $\times$  512K words  $\times$  32 bits) parts on a single chip
- Independent lines of power suply, address, control and I/O lines for each part
- Configurable as 2 banks × 512K words × 64 bits × 1 part or 4 banks × 512K words × 32 bits × 1 part as well as 2 banks × 512K words × 32 bits × 2 parts, with external line connections
- Vccq: +3.3V Supply ±0.3V tolerance or +2.5V Supply ±0.2V tolerance
- VDD: +2.5 V Supply ±0.2 V tolerance
- LVCMOS compatible I/O interface
- 2 K refresh cycles every 32 ms
- Two bank operation for each part
- · Burst read/write operation and burst read/single write operation capability
- Programmable burst type and burst length
- CAS latency=2
- Auto-and Self-refresh (every 15.6µs)
- CKE power down mode
- Output Enable and Input Data Mask



#### **Notes:**PAD DESCRIPTIONS

Symbol	Function	n					
Vccq, Vdd, Vddi	Supply Voltage						
DQ <sub>0</sub> to DQ <sub>31</sub>	Data I/O						
Vss, Vssa, Vssi	Ground						
—	Don't Bond						
WE(WEB)	Write Enable						
CAS(CASB)	Column Address Strobe						
RAS(RASB)	Row Address Strobe						
CS(CSB)	Chip Select	Chip Select					
BA	Bank Select (Bank Address)						
AP	Auto Precharge Enable						
A0 to A10	Address Input	Row: A <sub>0</sub> to A <sub>10</sub> Column: A <sub>0</sub> to A <sub>7</sub>					
CKE	Clock Enable						
CLK	Clock Input						
DQM <sub>0</sub> to DQM <sub>3</sub>	Input Mask/Output Enable						
DSE	Disable (apply Vss except DISABLE mode)						
BME	Burnin Mode Entry (apply Vss except	Burnin mode)					

\*Left part or right part is defined by adding sufix 'L'or'R' in the end of each PAD name.



## ■ FUNCTIONAL TRUTH TABLE Note \*1

#### COMMAND TRUTH TABLE Note \*2, \*3, and \*4

Function	Nataa	Symbol	CI	٢E	<u>~~</u>				DA	<b>A</b> 10	A9	<b>A</b> 7
Function	Notes	Symbol	n-1	n	63	RAJ	CAS	VVE	DA	(AP)	A8	A <sub>0</sub>
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х
No Operation	*5	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop		BST	Н	Х	L	Н	Н	L	Х	Х	Х	Х
Read	*6	READ	Н	Х	L	Н	L	Н	V	L	Х	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	V	Н	Х	V
Write	*6	WRIT	Н	Х	L	Н	L	L	V	L	Х	V
Write with Auto-precharge	*6	WRITA	Н	Х	L	Н	L	L	V	Н	Х	V
Bank Active	*7	ACTV	Н	Х	L	L	Н	Н	V	V	V	V
Precharge Single Bank		PRE	Н	Х	L	L	Н	L	V	L	Х	Х
Precharge All Banks		PALL	Н	Х	L	L	Н	L	Х	Н	Х	Х
Mode Register Set	*8, *9	MRS	Н	Х	L	L	L	L	Х	Х	V	V

**Notes:** \*1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.

- \*2. All commands assume no CSUS command on previous rising edge of clock.
- \*3. All commands are assumed to be valid state transitions.
- \*4. All inputs are latched on the rising edge of clock.
- \*5. NOP and DESL commands have the same effect on the part. Unless specifically noted, NOP will represent both NOP and DESL command in later description.
- \*6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to "STATE DIAGRAM" in section "■FUNCTIONAL DESCRIPTION."
- \*7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- \*8. Required after power up. Refer to "POWER-UP INITIALIZATION" in section "■FUNCTIONAL DESCRIPTION."
- \*9. MRS command should only be issued after all banks have been precharged (PRE or PALL command). Refer to "STATE DIAGRAM" in section "■FUNCTIONAL DESCRIPTION."

### **DQM TRUTH TABLE**

Eurotion	Symbol	Cł	DOM: *1.*2	
Function	Зушьог	n-1	n	
Data Write/Output Enable	ENBi *1	Н	Х	L
Data Mask/Output Disable	MASKi *1	Н	Х	Н

Notes: \*1. i = 0, 1, 2, 3

\*2. DQM<sub>0</sub> for DQ<sub>0</sub> to DQ<sub>7</sub>, DQM<sub>1</sub> for DQ<sub>8</sub> to DQ<sub>15</sub>, DQM<sub>2</sub> for DQ<sub>16</sub> to DQ<sub>23</sub>, DQM<sub>3</sub> for DQ<sub>24</sub> to DQ<sub>31</sub>,

#### **CKE TRUTH TABLE**

Current	Function	Notos	Symbol	Cł	٢E	20	DAG	<u> </u>		B۸	<b>A</b> 10	A₀ to
State	Function	NOLES	Symbol	n-1	n	63	RAJ	CAS	VVE	DA	(AP)	A₀
Bank Active	Clock Suspend Mode Entry	*1	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х
Any (Except Idle)	Clock Suspend Continue	*1		L	L	х	Х	Х	х	Х	х	Х
Clock Suspend	Clock Suspend Mode Exit			L	Н	х	Х	Х	х	Х	Х	х
Idle	Auto-refresh Command	*2	REF	Н	Н	L	L	L	Н	Х	Х	Х
Idle	Self-refresh Entry	*2, *3	SELF	Н	L	L	L	L	Н	Х	Х	Х
Solf Pofrach	Solf refrech Exit	*1		L	Н	L	Н	Н	Н	Х	Х	Х
Sell Kellesh	Sell-reflesh Exit	4	SELFA	L	Н	Н	Х	Х	Х	Х	Х	Х
Idla	Power Down Entry	*0	חח	Н	L	L	Н	Н	Н	Х	Х	Х
luie		3	FD	Н	L	Н	Х	Х	Х	Х	Х	Х
Power Down	Power Down Exit			L	Н	L	Н	Н	Н	Х	Х	Х
				L	Н	Н	Х	Х	Х	Х	Х	Х

Notes: \*1. The CSUS command requires that at least one bank is active. Refer to "STATE DIAGRAM" in section "■FUNCTIONAL DESCRIPTION."

NOP or DSEL commands should only be issued after CSUS and PRE(or PALL) commands asserted at the same time.

\*2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to "STATE DIAGRAM" in section "■FUNCTIONAL DESCRIPTION."

\*3. SELF and PD commands should only be issued after the last read data have been appeared on DQ.

\*4. CKE should be held high within one tRC period after tCKSP.

## **OPERATION COMMAND TABLE (Applicable to single bank) Note \*1**

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
ldle	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	Н	L	BA, AP	PRE/PALL	NOP
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3, *6
	L	L	L	L	MODE	MRS	Mode Register Set *3, *7 (Idle after tRsc)
Bank Active	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Read	Н	х	х	х	х	DESL	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	Н	Н	L	Х	BST	Burst Stop $\rightarrow$ Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4 Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge $\rightarrow$ Idle; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write	Н	Х	Х	Х	Х	DESL	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	Н	Н	L	Х	BST	Burst Stop $\rightarrow$ Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; *4 Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

#### (Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function	Notes
Read with Auto-	Н	х	х	х	х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
precharge	L	Н	Н	Н	х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
	L	Н	Н	L	Х	BST	Illegal	
	L	н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write with Auto-	Н	х	Х	Х	Х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
preenarge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)	
	L	Н	Н	L	Х	BST	Illegal	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function	Notes
Pre-	Н	Х	Х	Х	Х	DESL	NOP (Idle after trp)	
Charging	L	Н	Н	Н	Х	NOP	NOP (Idle after trp)	
	L	н	Н	L	Х	BST	NOP (Idle after trp)	
	L	н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other bank)	*5
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Bank	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after tRCD)	
Activating	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tRCD)	
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

#### (Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after trc)
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after trc)
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Н	Х	х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF/ MRS	Illegal
Mode	Н	Х	Х	Х	Х	DESL	NOP (Idle after trsc)
Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after trsc)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	х	х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

#### ABBREVIATIONS:

RA = Row Address BA = Bank Address

CA = Column Address AP = Auto Precharge

Notes: \*1. All entries assume the CKE was High during the proceeding clock cycle and the current clock cycle. Illegal means don't used command. If used, power up sequence be asserted after power shout down.

- \*2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- \*3. Illegal if any bank is not idle.
- \*4. Must satisfy bus contention, bus turn around, and/or write recovery requirements. Refer to "TIMING DIAGRAM - 11 & - 12" in section "■TIMING DIAGRAMS."
- \*5. NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- \*6. SELF command should only be issued after the last read data have been appeared on DQ.
- \*7. MRS command should only be issued on condition that all DQ are in Hi-Z.

### COMMAND TRUTH TABLE FOR CKE Note \*1

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Self-	Н	Х	Х	Х	Х	Х	Х	Invalid
	L	Н	Н	Х	Х	Х	х	Exit Self-refresh (Self-refresh Recovery $\rightarrow$ Idle after t <sub>RC</sub> )
	L	Н	L	Н	Н	Н	Х	Exit Self-refresh (Self-refresh Recovery $\rightarrow$ Idle after t <sub>RC</sub> )
	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
Self-	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	Х	Idle after trc
	Н	Н	L	Н	Н	Н	Х	Idle after trc
	Н	Н	L	Н	Н	L	Х	Illegal
	Н	Н	L	Н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	Н	Х	Х	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal *2

#### (Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Power	Н	Х	Х	Х	Х	Х	Х	Invalid
Down	L	Н	Н	Х	Х	Х	Х	Evit Bower Down Mode
	L	Н	L	Н	Н	Н	Х	
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)
	L	Н	L	L	Х	Х	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
All Banks Idle	Н	Н	Н	Х	Х	Х	MODE	Refer to the Operation Command Table.
	Н	Н	L	Н	Х	Х	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	Н	Х	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	L	Н	Х	Auto-refresh
	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table.
	Н	L	Н	Х	Х	Х	Х	Power Down
	Н	L	L	Н	Н	Н	Х	Power Down
	Н	L	L	Н	Н	L	Х	Illegal
	Н	L	L	Н	L	Х	Х	Illegal
	Н	L	L	L	Н	Х	Х	Illegal
	Н	L	L	L	L	Н	Х	Self-refresh *3
	Н	L	L	L	L	L	Х	Illegal
	L	Х	Х	Х	Х	Х	Х	Invalid

#### (Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Bank Active Bank	Н	Н	Х	х	Х	Х	Х	Refer to the Operation Command Table.
Read/Write	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend next cycle
	L	Х	Х	Х	Х	Х	х	Invalid
Clock	Н	Х	Х	Х	Х	Х	Х	Invalid
Suspenu	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend
Any State	L	Х	Х	Х	Х	Х	Х	Invalid
Listed Above	Н	Н	х	х	Х	Х	х	Refer to the Operation Command Table.
	Н	L	Х	Х	Х	Х	Х	Illegal

**Notes:** \*1. All entries in "COMMAND TRUTH TABLE FOR CKE" are specified at CKE(n) state and CKE input from CKE(n–1) to CKE(n) state must satisfy corresponding set up and hold time for CKE.

\*2. CKE should be held High for tRC period after tCKSP.

\*3. SELF command should only be issued after the last data have been appeared on DQ.

## ■ FUNCTIONAL DESCRIPTION

### SDR I/F FCRAM BASIC FUNCTION

Three major differences between this SDR I/F FCRAMs and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDR I/F FCRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDR I/F FCRAM is determined by commands and all operations are referenced to a positive clock edge. Fig. 2 shows the basic timing diagram differences between SDR I/F FCRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode registe**r is to justify the SDR I/F FCRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDR I/F FCRAM can be configured for system requirement by mode register programming.

#### **FCRAM**<sup>™</sup>

The MB811L646449 utilizes FCRAM core technology. The FCRAM is an acronym of Fast Cycle Random Access Memory and provides very fast random cycle time, low latency and low power consumption than regular DRAMs.

### CLOCK INPUT (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDR I/F FCRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

## CHIP SELECT (CS)

 $\overline{CS}$  enables all commands inputs,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$ , and address input. When  $\overline{CS}$  is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed,  $\overline{CS}$  can be tied to ground level.

## COMMAND INPUT ( $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ )

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply SDR I/F FCRAM operation, such as Row address strobe by RAS. Instead, each combination of RAS, CAS, and WE input in conjunction with CS input at a rising edge of the CLK determines SDR I/F FCRAM operation. Refer to "■FUNCTIONAL TRUTH TABLE."

### ADDRESS INPUT (Ao to A10)

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of nineteen address input signals are required to decode such a matrix. SDR I/F FCRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), eleven Row addresses are initially latched and the remainder of eight Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

## **BANK SELECT (BA)**

This SDR I/F FCRAM has two banks in one part and each bank is organized as 512 K words by 32-bit. Bank selection by BA occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

### DATA INPUT AND OUTPUT (DQ0 to DQ31)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

- tRAC; from the bank active command when tRCD (min) is satisfied. (This parameter is reference only.)
- tcac ; from the read command when trcb is greater than trcb (min). (This parameter is reference only.) tac ; from the clock edge after trac and tcac.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toH).

#### DATA I/O MASK (DQM)

DQM is an active high enable input and has an output disable and input mask function. During burst cycle and when DQM<sub>0</sub> to DQM<sub>3</sub> = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type. DQM<sub>0</sub>, DQM<sub>1</sub>, DQM<sub>2</sub>, DQM<sub>3</sub>, controls DQ<sub>0</sub> to DQ<sub>7</sub>, DQ<sub>8</sub> to DQ<sub>15</sub>, DQ<sub>16</sub> to DQ<sub>23</sub>, DQ<sub>24</sub> to DQ<sub>31</sub>, respectively.

#### BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as  $t_{AC}$  and  $t_{CK}$ , respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	Γ	Method (Assert the following command)
Burst Read	Burst Read		Read Command
Burst Bood	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)
Buist Reau	Buist White	2nd Step	Write Command after Iowd
Burst Write	Burst Write		Write Command
Burst Write	Burst Read		Read Command
Burst Read	Precharge		Precharge Command
Burst Write	Precharge		Precharge Command

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for  $A_0$  and  $A_2$ . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

Burst Length	Starting Column Address A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Sequential Mode	Interleave		
2	X X 0	0 – 1	0 - 1		
2	X X 1	1 – 0	1 – 0		
	X 0 0	0-1-2-3	0-1-2-3		
4	X 0 1	1-2-3-0	1-0-3-2		
4	X 1 0	2-3-0-1	2-3-0-1		
	X 1 1	3-0-1-2	3-2-1-0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0 1 0	2-3-4-5-6-7-0-1	2 - 3 - 0 - 1 - 6 - 7 - 4 - 5		
0	0 1 1	3-4-5-6-7-0-1-2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4		
0	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3		
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		

## FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to "TIMING DIAGRAM – 8" in section "■TIMING DIAGRAMS."

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

#### **BURST READ & SINGLE WRITE**

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

### PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDR I/F FCRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDR I/F FCRAM will automatically be in standby state after precharge time (t\_{RP}).

The precharged bank is selected by combination of AP and BA when Precharge command is asserted. If AP = High, all banks are precharged regardless of BA (PALL). If AP = Low, a bank to be selected by BA is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to "■FUNCTIONAL TRUTH TABLE."

#### **AUTO-REFRESH (REF)**

Auto-refresh uses the internal refresh address counter. The SDR I/F FCRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDR I/F FCRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 15.6  $\mu$ s or a total 2048 refresh commands within 32 ms period.

#### SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDR I/F FCRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ

**Notes:** When the burst refresh method is used, a total of 2048 auto-refresh commands within 2 ms must be asserted prior to the self-refresh mode entry.

#### SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum t<sub>CKSP</sub> after CKE brought high, and then the No Operation command (NOP) or the Deselect command (DESL) should be asserted within one t<sub>RC</sub> period. CKE should be held High within one t<sub>RC</sub> period after t<sub>CKSP</sub>. Refer to "TIMING DIAGRAM-16" in section "■TIMING DIAGRAMS" for the detail.

It is recommended to assert an Auto-refresh command just after the tRc period to avoid the violation of refresh period.

**Notes:** When the burst refresh method is used, a total of 2048 auto-refresh commands within 2 ms must be asserted after the self-refresh exit.

#### **MODE REGISTER SET (MRS)**

The mode register of SDR I/F FCRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to "■ MODE REGISTER TABLE."

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.

The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDR I/F FCRAM. Refer to "POWER-UP INITIALIZATION" below.

### **POWER-UP INITIALIZATION**

The SDR I/F FCRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply power (V<sub>DD</sub> and V<sub>DDI</sub> should be applied before or in parallel with V<sub>CCQ</sub> )and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 100  $\mu s.$
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 2 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track V<sub>DD</sub> to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh command (REF).

#### DISABLE

This command entry doesn't require clock. When DSE PAD is applied high level, SDR I/F FCRAM entries DISABLE mode. In DISABLE mode, SDR I/F FCRAM current cousumption is less than Icc2PS and output is High-Z. Any command isn't accepted in this mode. To exit DISABLE mode, apply Low level to DSE PAD.

#### BURNIN

This command doesn't require clock. When BME PAD is applied High level, SDR I/F FCRAM entries BURNIN mode. In BURNIN mode, self refresh function is asserted internaly. Any command isn't accepted in this mode. To exit BURNIN mode, apply Low level to BME PAD.





## ■ BANK OPERATION COMMAND TABLE

#### MINIMUM CLOCK LATENCY OR DELAY TIME FOR 1 BANK OPERATION

Second command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA *4	PRE	PALL	REF	SELF	BST
MRS	<b>t</b> RSC	<b>t</b> RSC					<b>t</b> RSC	trsc	trsc	trsc	<b>t</b> RSC
ACTV			trcd	trcd	trcd	trcd	<b>t</b> ras	<b>t</b> ras			1
READ			1	1	*5 1	*5 1	*4 1	*4 1			1
READA	*1,*2 BL + t <sub>RP</sub>	BL + t <sub>RP</sub>					*4 BL + t <sub>RP</sub>	*4 BL + t <sub>RP</sub>	*2 BL + t <sub>RP</sub>	*2,*7 BL + t <sub>RP</sub>	
WRIT			twr	<b>t</b> wr	1	1	*4 <b>t</b> dpl	*4 <b>t</b> dpl			1
WRITA	*2 BL-1 + tDAL	BL-1 + tdal					BL-1 + tDAL	*4 BL-1 + tdal	BL-1 + tdal	*2 BL-1 + tdal	
PRE	*2,*3 <b>t</b> RP	<b>t</b> RP					1	*4 1	*2 <b>t</b> RP	*2,*6 <b>t</b> RP	1
PALL	*3 <b>t</b> RP	<b>t</b> RP					1	1	<b>t</b> RP	*6 <b>t</b> RP	1
REF	trc	trc					trc	trc	trc	trc	trc
SELFX	trc	trc					trc	trc	trc	trc	trc

Notes: \*1. If tRP(min.)<CL×tck, minimum latency is a sum of (BL+CL)×tck.

- \*2. Assume all banks are in Idle state.
- \*3. Assume output is in High-Z state.
- \*4. Assume tras(min.) is satisfied.
- \*5. Assume no I/O conflict.
- \*6. Assume after the last data have been appeared on DQ.
- \*7. If t<sub>RP</sub>(min.)<(CL-1)×tск, minimum latency is a sum of (BL+CL-1)×tск.



Illegal Command

## MULTI BANK OPERATION COMMAND TABLE MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTI BANK OPERATION

Second command (other bank) First command	MRS	ACTV	READ	*5,*6 <b>KEADA</b>	WRIT *2	*5,*6 <b>WRITA</b>	PRE	PALL	REF	SELF	BST
MRS	trsc	trsc					<b>t</b> RSC	trsc	trsc	trsc	trsc
ACTV		*2 <b>t</b> rrd	*7 1	*7 1	*7 1	*7 1	*6,*7 1	*7 tras			1
READ		*2,*4 <b>1</b>	1	1	*10 <b>1</b>	*10 <b>1</b>	*6 1	*6 1			1
READA	*1,*2 BL+ t <sub>RP</sub>	*2,*4 1	*6 1	*6 1	*6,*10 <b>1</b>	*6,*10 <b>1</b>	*6 1	*6 BL+ t <sub>RP</sub>	*2 BL+ t <sub>RP</sub>	*2,*9 BL+ t <sub>RP</sub>	
WRIT		*2,*4 1	1	1	1	1	*6 1	*6 <b>t</b> dpl			1
WRITA	BL-1 + tDAL	*2,*4 1	*6 1	*6 1	*6 1	*6 1	*6 1	BL-1 + tdal	*2 BL-1 + tdal	*2 BL-1 + tdal	
PRE	*2,*3 <b>t</b> RP	*2,4 1	*7 1	*7 1	*7 1	*7 1	*6,*7 1	*7 1	*2 <b>t</b> RP	*2,*8 <b>t</b> RP	1
PALL	*3 <b>t</b> RP	<b>t</b> RP					1	1	<b>t</b> RP	*8 trp	1
REF	<b>t</b> RC	<b>t</b> RC					trc	trc	trc	trc	trc
SELFX	<b>t</b> RC	<b>t</b> RC					trc	trc	trc	trc	<b>t</b> RC

Notes: \*1. If  $t_{RP}(min.) < CL \times t_{CK}$ , minimum latency is a sum of (BL+CL)×t\_c\_K.

\*2. Assume bank of the object is in Idle sate.

\*3. Assume output is in High-Z sate.

\*4. trrd(min.) of other bank (second command will be asserted) is satisfied.

\*5. Assume other bank is in active, read or write state.

\*6. Assume t<sub>RAS</sub>(min.) is satisfied.

\*7. Assume other banks are not in READA/WRITA state.

\*8. Assume after the last data have been appeared on DQ.

\*9. If tRP(min.)<(CL-1)×tck, minimum latency is a sum of (BL+CL-1)×tck.

\*10. Assume no I/O conflict.

Illegal Command

### ■ MODE REGISTER TABLE

#### MODE REGISTER SET



**Notes:** \*1. When  $A_9 = 1$ , burst length at Write is always one regardless of BL value.

\*2. BL = 1 and Full Column are not applicable to the interleave mode.

\*3.  $A_7 = 1$  and  $A_8 = 1$  are reserved for vender test.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of Vccq Supply Relative to Vss	Vccq	–0.5 to +4.6	V
Voltage of $V_{DD}$ Supply Relative to $V_{SS}$	Vdd, Vddi	–0.5 to +3.6	V
Voltage at Any Pin Relative to Vss	Vin, Vout	–0.5 to +4.6	V
Short Circuit Output Current	Іоит	±50	mA
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-55 to +125	°C

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

#### (Referenced to Vss)

Parameter	Notes	Syn	Symbol		Тур.	Max.	Unit
		Vaaa	3.3V I/O	3.0	3.3	3.6	V
		VCCQ	2.5V I/O	2.3	2.5	2.7	V
Supply Vollage		Vdd, Vddi		2.3	2.5	2.7	V
		Vss, Vssq, Vssi		0	0	0	V
Input High Voltage	*1	Mar	3.3V I/O	2.4	—	Vccq + 0.5	V
input high voltage	I	VIH	2.5V I/O	2.0	_	Vccq + 0.5	V
Input Low Voltage	*2	VIL		-0.5	—	0.4	V
Ambient Temperature		TA		0	—	70	°C

#### Notes:



## **WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## ■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Capacitance, Except for CLK	CIN1	1.5	—	5.0	pF
Input Capacitance for CLK	CIN2	1.5	—	4.0	pF
I/O Capacitance	Cı/o	2.0	—	6.0	pF

## ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note \*1, \*2, and \*3

Deremeter	S. m	nhal	Condition	Va	Unit	
Parameter	Syn	IOUI	Condition	Min.	Max.	Unit
Output High	Volupe	3.3V I/O	Iон = -2 mA	2.4		V
Voltage	V OH(DC)	2.5V I/O	Iон = -0.5 mA	2.0		V
Output Low Voltage	Volupe	3.3V I/O	lo∟= 2 mA		0.4	V
Output Low Voltage	V OL(DC)	2.5V I/O	lo∟= 0.5 mA		0.4	V
Input Leakage Current (Any Input except for DSEL,DSER,BMEL,BMER)	lu		$0 V \le V_{IN} \le V_{CCQ}$ ; All other pins not under test = $0 V$	-5	5	μA
Input Leakage Current (DSEL,DSER,BMEL,BMER)	I.	IPD	$V_{IN} = 0 V$ All oher pins not under test = 0V	-5	5	μA
Input Pull Down Resistance (DSEL,DSER,BMEL,BMER)	R	PD		5	20	k
Output Leakage Current	Ιιο		$0 V \le V_{IN} \le V_{CCQ};$ Data out disabled	-5	5	μΑ

Operating Current (Average Power	MB811L646449-12	Icc1	Burst Length = 1 $t_{RC}$ = min, $t_{CK}$ = min One bank active Output pin open	 240	mA
Supply Current)	MB811L646449-18		Adrresses changed up to 1 - time during $t_{RC}$ (min) 0 V $\leq$ VIN $\leq$ VIL max VIH min $\leq$ VIN $\leq$ VCCQ	160	
		ICC2P	$\begin{array}{l} CKE = V_{IL} \\ All \ banks \ idle \\ tck = min \\ Power \ down \ mode \\ 0 \ V \leq V_{IN} \leq V_{IL} \\ max \\ V_{IH \ min} \leq V_{IN} \leq V_{CCQ} \end{array}$	 4	mA
Precharge		Icc2ps	$\begin{array}{l} CKE=V_{IL}\\ All \text{ banks idle}\\ CLK=V_{IH} \text{ or }V_{IL}\\ Power down mode\\ 0 \ V \leq V_{IN} \leq V_{IL} \max\\ V_{IH} \min \leq V_{IN} \leq V_{CCQ} \end{array}$	 2	mA
Standby Current (Power Supply Current)	MB811L646449-12	Icc2n	$CKE = V_{IH}$ All banks idle, tck = min NOP commands only, Input signals (except to	 24	mA
	MB811L646449-18		$\begin{array}{l} \text{CMD} \text{) are changed 1 time} \\ \text{during 2 clocks} \\ 0 \ V \leq V_{\text{IN}} \leq V_{\text{IL}} \max \\ \text{V}_{\text{IH}} \min \leq V_{\text{IN}} \leq V_{\text{CCQ}} \end{array}$	16	
		Icc2NS	$\begin{array}{l} CKE=V_{IH}\\ All \text{ banks idle}\\ CLK=V_{IH} \text{ or } V_{IL}\\ Input signal are stable\\ 0 \ V \leq V_{IN} \leq V_{IL} \max\\ V_{IH} \min \leq V_{IN} \leq V_{CCQ} \end{array}$	 4	mA

(Continued)

Dere	Parameter		Condition	Va	l Init	
Para	lineter	Symbol	Condition	Min.	Max.	Unit
		Іссзр	$\begin{array}{l} CKE = V_{IL} \\ Any \text{ bank active} \\ tck = min \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CCQ} \end{array}$	_	4	mA
		Іссзря	$\begin{array}{l} CKE = V_{IL} \\ Any \ bank \ active \\ CLK = V_{IH} \ or \ V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CCQ} \end{array}$	_	2	mA
Active Standby Current (Power Supply Current)	MB811L646449-12	loonu	CKE = $V_{IH}$ Any bank active $t_{CK}$ = min NOP commands only,	_	75	m۸
	MB811L646449-18	ICCSIN	CMD) are changed 1 time during 2 clocks $0 V \le V_{IN} \le V_{IL} \max$ $V_{IH} \min \le V_{IN} \le V_{CCQ}$		50	
		Іссэля	$\begin{array}{l} CKE = V_{IH} \\ Any \ bank \ active \\ CLK = V_{IH} \ or \ V_{IL} \\ Input \ signals \ are \ stable \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CCQ} \end{array}$	_	4	mA
Burst mode Current	MB811L646449-12		tcκ = min Burst Length = 4 Output pin open All-banks active		285	mA
Supply Current)	MB811L646449-18	1004	Gapless data $0 V \le V_{IN} \le V_{IL} \max$ $V_{IH} \min \le V_{IN} \le V_{CCQ}$		190	
Refresh Current #1	MB811L646449-12	1005	Auto-refresh; tck = min		300	~^^
Supply Current)	MB811L646449-18	ICC5	$\begin{array}{l} 0  V \leq V_{\text{IN}} \leq V_{\text{IL}} \mbox{ max} \\ V_{\text{IH}} \mbox{ min} \leq V_{\text{IN}} \leq V_{\text{CCQ}} \end{array}$	_	200	
Refresh Current #2 (Average Power Supply Current)		Icc6	Self-refresh; tck = min CKE $\leq 0.2 V$ $0 V \leq V_{IN} \leq V_{IL} max$ VIH min $\leq V_{IN} \leq V_{CCQ}$	_	5	mA

Notes: \*1. All voltages are referenced to Vss.

\*2. DC characteristics are measured after following the POWER-UP INITIALIZATION procedure in sectio "■FUNCTIONAL DESCRIPTION."

\*3. Icc depends on the output termination or load condition, clock cycle rate, signal clocking rate. The specified values are obtained with the output open and no termination register.

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note \*1, \*2, and \*3

Devementer	Notos		Symbol	MB811L6	46449-12	MB811L6	46449-18	Unit
Parameter	Notes		Бутроі	Min.	Max.	Min.	Max.	Unit
Clock Period		CL = 2	tск2	12	—	18	—	ns
Clock High Time		*5	tсн	tск x 0.3	_	tск x 0.4		ns
Clock Low Time		*5	tc∟	tск x 0.3	_	tск x 0.4	_	ns
Input Setup Time		*5	tsı	3	_	4	_	ns
Input Hold Time		*5	tн	1.5	_	1.5	_	ns
Access Time from Clock(tck =min)	*5,*6,*7	CL = 2	t <sub>AC2</sub>	_	9	_	9	ns
Output in Low-Z		*5	t∟z	0	_	0		ns
Output in High-Z	*5,*8	CL = 2	t <sub>HZ2</sub>	2	9	2	9	ns
Output Hold Time	*5,*7	CL = 2	tон	2	_	2	_	ns
Time between Auto-Refresh comma interval	nd	*4	trefi		15.6		15.6	μs
Time between Refresh			<b>t</b> REF	—	32	—	32	ms
Transition Time			t⊤	0.5	10	0.5	10	ns
CKE Setup Time for Power Down Ex	kit Time	*5	<b>t</b> cksp	3		4		ns

### BASE VALUES FOR CLOCK COUNT/LATENCY

Devementer Notes		Symbol	MB811L646449-12		MB811L646449-18		l Init
Parameter Notes			Min.	Max.	Min.	Max.	Unit
RAS Cycle Time *	9	t <sub>RC</sub>	72	—	108	—	ns
RAS Precharge Time		<b>t</b> RP	24	_	36		ns
RAS Active Time		tras	48	110000	72	110000	ns
RAS to CAS Delay Time		<b>t</b> RCD	24	_	36	_	ns
Write Recovery Time		twr	18	_	18	_	ns
RAS to RAS Bank Active Delay Time		<b>t</b> RRD	24	_	36		ns
Data-in to Precharge Lead Time		<b>t</b> dpl	12	_	18	_	ns
Data-in to Active/Refresh Command Period	CL=2	tdal2	1 cyc + t <sub>RP</sub>	_	1 cyc + t <sub>RP</sub>	_	ns
Mode Resister Set Cycle Time		trsc	24		36		ns

#### CLOCK COUNT FORMULA Note \*10

Clock  $\geq \frac{B}{C}$ 

Base Value Clock Period (Round up a whole number)

### LATENCY - FIXED VALUES

(The latency values on these parameters are fixed regardless of clock period.)

Parameter	Notes	Sym- bol	MB811L646449-12	MB811L646449-18	Unit
CKE to Clock Disable		Іске	1	1	cycle
DQM to Output in High-Z			2	2	cycle
DQM to Input Data Delay			0	0	cycle
Last Output to Write Command Delay			2	2	cycle
Write Command to Input Data Delay			0	0	cycle
Precharge to Outputin High-Z Delay	CL = 2	ROH2	2	2	cycle
Burst Stop Command to Output in High-Z Delay	CL = 2	BSH2	2	2	cycle
CAS to CAS Delay (min)			1	1	cycle
CAS Bank Delay (min)			1	1	cycle

Notes: \*1. AC characteristics are measured after following the POWER-UP INITIALIZATION procedure in section "■FUNCTIONAL DESCRIPTION."

- \*2. AC characteristics assume  $t_T = 1$  ns, 10 pF of capacitive load and 50  $\Omega$  of terminated load.
- \*3. 1.4 V is the reference level for 3.3 V I/O for measuring timing of input signals. 1.2 V is the reference level for 2.5 V I/O for measuring timing of input singnals. Transition times are measured between V<sub>I</sub> (min) and V<sub>L</sub> (max).
- \*4. This value is for reference only.
- \*5. If input signal transition time (t<sub>T</sub>) is longer than 1 ns; [(t<sub>T</sub>/2) 0.5] ns should be added to t<sub>AC</sub> (max), t<sub>HZ</sub> (max), and t<sub>CKSP</sub> (min) spec values, [(t<sub>T</sub>/2) 0.5] ns should be subtracted from t<sub>LZ</sub> (min), t<sub>HZ</sub> (min), and t<sub>OH</sub> (min) spec values, and (t<sub>T</sub> 1.0) ns should be added to t<sub>CH</sub> (min), t<sub>CL</sub> (min), t<sub>SI</sub> (min), and t<sub>HI</sub> (min) spec values.
- \*6. tac also specifies the access time at burst mode.
- \*7. tac and ton are measured under OUTPUT LOAD CIRCUIT shown in Fig. 4.
- \*8. Specified where output buffer is no longer driven.
- \*9. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- \*10. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).











#### ■ TIMING DIAGRAMS



- \*2. During read mode, burst counter will not be incremented/decremented at the next clock of CSUS command. Output data remain the same data.
- \*3. During the write mode, data at the next clock of CSUS command is ignored.



- \*3. It is recommended to apply NOP command in conjunction with CKE.
- \*4. The ACTV command can be latched after tCKSP (min) + 1 clock (min).



















Notes: \*1. First DQM makes high-impedance state High-Z between last output and first input data.

- \*2. Second DQM makes internal output data mask to avoid bus contention.
- \*3. Third DQM also makes internal output data mask. If burst read ends (final data output) at or after the second clock of burst write, this third DQM is required to avoid internal bus contention.







\*5. Next command should be issued after BL+  $t_{RP}$  (min) at CL = 2 from WRITA command.



- \*2. The Self-refresh Exit command (SELFX) is latched after toksp (min). It is recommended to apply NOP command in conjunction with CKE.
- \*3. Either NOP or DESL command can be used during tRc period.
- \*4. CKE should be held high within one tRC period after tCKSP.
- \*5. CKE level should be held less than 0.2 V during self-refresh mode.





# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fme.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmal.fujitsu.com/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0111 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.