

256K x 8 CMOS SRAM

MSM8256V-25/35/45/55 /X0252

Issue 2.0: November 1993

PRELIMINARY

262,144 x 8 CMOS High Speed Static RAM

Features

Very Fast Access Times of 25/35/45/55 ns (25 ns Under Development)

JEDEC Standard 32 pin Footprint

VIL™ High Density Package

Operating Power 1705mW(max.)

Low Power Standby 1.1mW (typ.)-L Version

2.0V Data Retention Mode

Completely Static Operation


Equal Access and Cycle Times


Battery Back-up Capability

Directly TTL Compatible

May be Processed to MIL-STD-883 Method 5004, non-compliant

Block Diagram





Package Details

Pin Count	Description	Package Type	Material	Pin Out
32	0.1" Vertical-in-Line (VIL™)	V	Ceramic	JEDEC

Package dimensions and outline are displayed on page 6

VIL is a trademark for Mosaic Semiconductor Inc., US Patent number D316251.

Absolute Maximum Ratings (1)

Voltage on any pin relative to V _{ss} (2)	V _T	-0.5 to +7	٧
Power Dissipation	P,	1.0	W
Storage Temperature	T _{ero}	-55 to +150	°C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: - 2.0V for less than 10ns.

Recommended Operating Conditions

Supply Voltage Input High Voltage Input Low Voltage	V _{cc} V _{iH} V	<i>min</i> 4.5 2.2 -0.5	<i>typ</i> 5.0 -	<i>max</i> 5.5 V _{cc} +0.5 0.8	V V
Operating Temperature	TA TA TAM	0 -40 -55	- -	70 85 125	°C °C (8256I) °C (8256M, 8256MB)

DC Electrical Characteristics (V_{cc} = 5.0V±10%, T₄=-55°C to +125°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I _{LI}	V _{IN} =0V to V _{cc}	-10	-	10	μА
Output Leakage Current	I _{LO}	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$, $V_{IO} = GND$ to V_{CC}	-5	-	5	μА
Operating Supply Current	t I _{cc}	CS=V _{IL} ,I _{IO} =0mA, Min. Cycle, Duty=100%	-	-	310	mA
Standby Supply Current	l _{sa}	$\overline{CS}=V_{iH}$, $V_{iN}=V_{iL}$ or V_{iH} , I/P's static	-	-	80	mA
	SB1	$\overline{\text{CS}} \ge \text{V}_{\text{cc}}$ -0.2V, 0.2V $\ge \text{V}_{\text{N}} \ge \text{V}_{\text{cc}}$ -0.2V	-	-	20	mA
-L Version	I _{SB2}	As above	-	-	1	mΑ
Output Voltage	Vol	I _{ot} =8.0mA	-	-	0.4	٧
	V _{OH}	I _{OH} =-4.0mA	2.4	-	-	V

Typical values are at V_{cc} =5.0V, T_{A} =25°C and specified loading.

Capacitance (V_{cc}=5V±10%,T_a=25°C)


Parameter	Symbol	Test Condition	typ	max	Unit	
Input Capacitance:	C _{IN}	V _{IN} =0V	-	20	pF	
I/O Capacitance:	Cwo	V _{vo} =0V	-	20	рF	

Note: These parameters are sampled and not 100% tested.

AC Test Conditions

Output Load Circuit


- * Input pulse levels: GND to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: See Diagram
- * V_=5V±10%




D = = =	A		t
Read	Cvcie	1 Im	ına

		-2	5 (10)	-3	35	-4	5	-5	5		
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit	Note
Read Cycle Time	t _{RC}	25	•	35	-	45	-	55	-	ns	
Address Access Time	t	-	25	-	35	-	45	-	55	ns	
Chip Select Access Time	t	-	25	-	35	-	45	-	55	ns	
Output Enable to Output Valid	toe	•	12	-	15	-	18	-	15	ns	
Output Hold from Address Chang		3	<u> -</u>	3	-	3	-	3	-	ns	
Chip Selection to Output in Low 2		5	-	5	-	5	-	5	-	ns	1
Output Enable to Output in Low 2		0		0	-	0	-	0	-	ns	1
Chip Deselection to Output in High 2		0	10	0	15	0	20	0	18	ns	1
Output Disable to Output in High		0	10	0	12	0	18	0	15	ns	1


Read Cycle No. 1 Timing Waveform (1,2)



Read Cycle No. 2 Timing Waveform (1,2,3,5)



Read Cycle No. 3 Timing Waveform (1,2,4,5)




(1) Transition is measured ±200mV from steady voltage with Load B. This parameter is sampled and not 100% Notes:

- (2) WE is High for Read Cycle.
- (3) Device is continuously selected, CS=V_{IL}.
 (4) Address valid prior to or coincident with CS transition Low.
- (5) OE=V_{IL}.
 (6) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Write Cycle Timing	Wri	te C	/cle	Tim	ina
--------------------	-----	------	------	-----	-----

		-2	5 (10)	-(35	-4	5	-4	55		
Parameter	Symbol	min	max	min	max	min	max	min	max	Unit	Notes
Write Cycle Time	t _{wc}	25	#	35	-	45	- ·	55	-	ns	
Chip Selection to End of Write	t _{cw}	17	-	25	-	25	-	30	-	ns	
Address Valid to End of Write	taw	20		30	-	30	-	30	-	ns	
Address Setup Time	tas	0	•	0	~	0	-	0	-	ns	
Write Pulse Width	twe	17	-	25	-	25	-	30	-	ns	
Write Recovery Time	twe	3	•	3	-	3	-	3	-	ns	
Write to Output in High Z	twiz	0	15	0	20	0	20	0	20	ns	9
Data to Write Time Overlap	tow	15	-	20	-	20	-	20	-	ns	
Data Hold from Write Time	t _{DH}	0	•	0	-	0	-	0	-	ns	
Output Disable to Output in High		0	10	0	10	0	10	0	10	ns	9
Output Active from End of Write	tow	0	-	0	-	0	-	0	-	ns	9

Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (5)



AC Characteristics Notes


Note:

- A write occurs during the overlap (t_{wp}) of a low \$\overline{CS}\$ and a low \$\overline{WE}\$.
 t_{wn} is measured from the earlier of \$\overline{CS}\$ or \$\overline{WE}\$ going high to the end of write cycle.
 During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- If the CS low transition occurs simultaneously with or after the WE low transition, O/P's remain in a high impedance state.
- OE is continuously low. (OE =V")
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- If CS is low during this period, I/O pins are in the output state. I/P signals out of phase must not be applied to I/O pins.
- (9) t_{witz} and t_{oitz} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
- (10) Under development.

Parameter	Symbol	Test Condition	min	typ	max	Unit
V _∞ for Data Retention	V _{DR}	CS≥V _∞ -0.2V	2.0	-	-	٧
Data Retention Current	CCDR	V _∞ =3.0V, CS ≥V _∞ -0.2	-	-	750 ⁽²⁾	μА
Chip Deselect to Data Retention Time	t _{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _R	See Retention Waveform	t _{RC} (1)	-	-	ns
Notes: (1) t _{ac} =Read Cycle Time						


(2) $V_{cc} = 3.0V$

Low V_{cc} Data Retention Timing Waveform




Package Details Dimensions in mm (inches). Tolerance on all dimensions ± 0.254 (0.010)

32 Pin 0.1" Vertical-in-Line (VIL) - ('V' Package)



Ordering information



Note: For more information regarding screening levels, contact Mosaic Semiconductor Inc. for the 'Screening Level Applications Note.' Ordering Information

