

82288 **BUS CONTROLLER** FOR JAPX 286 PROCESSORS

(82288, 82288-6)

- Provides Commands and Control for **Local and System Bus**
- Offers Wide Flexibility in System Configurations
- Flexible Command Timing

- Optional Multibus* Compatible Timina
- Control Drivers with 16 ma lot and 3-State Command Drivers with 32 ma lo
- Single +5V Supply

The Intel 82288 Bus Controller is a 20-pin HMOS component for use in iAPX 286 microsystems. The bus controller provides command and control outputs with flexible timing options. Separate command outputs are used for memory and I/O devices. The data bus is controlled with separate data enable and direction control signals.

Two modes of operation are possible via a strapping option: Multibus compatible bus cycles, and high speed bus cycles.




Figure 1. 82288 Block Diagram




Figure 2. 88228 Pin Configuration

^{*}Multibus is a patented bus of Intel.



Table 1. Pin Description

The following pin function descriptions are for the 82288 bus controller.

Symbol	Type	Name and Function						
CLK	1	System Clock provides the basic timing control for the 82288 in an iAPX 286 mic system. Its frequency is twice the internal processor clock frequency. The falling ed of this input signal establishes when inputs are sampled and command and control outputs change.						
S0, S1	l	Bus Cycle Status starts a bus cycle and, along with M/IO. defines the type of bus cycle. These inputs are active LOW. A bus cycle is started when either \$\overline{51}\$ or \$\overline{50}\$ is samp LOW at the falling edge of CLK. These inputs have pullups sufficient to hold them HI when nothing drives them. Setup and hold times must be met for proper operation						
		iAPX 286 Bus Cycle Status Definition						
		M/IO S1 S0 Type of Bus Cycle						
		0 0 0 Interrupt acknowledge 0 0 1 I/O Read 0 1 0 I/O Write 0 1 1 None: idle 1 0 0 Halt or shutdown 1 0 Memory read 1 1 0 Memory write 1 1 1 None; idle						
M/ĪŌ	ı	Memory or I/O Select determines whether the current bus cycle is in the memory space or I/O space. When LOW, the current bus cycle is in the I/O space. Setup and hold times must be met for proper operation.						
МВ	l	Multibus Mode Select determines timing of the command and control outputs. When HIGH, the bus controller operates with Multibus-compatible timings. When LOW, the bus controller optimizes the command and control output timing for short bus cycles. The function of the CEN/ĀĒN input pin is selected by this signal. This input is intended to be a strapping option and not dynamically changed. This input may be connected to V _{CC} or GND.						
CENL		Command Enable Latched is a bus controller select signal which enables the bus controller to respond to the current bus cycle being initiated. CENL is an active HIGH input latched internally at the end of each T_S cycle. CENL is used to select the appropriate bus controller for each bus cycle in a system where the CPU has more than one bus it can use. This input may be connected to V_{CC} to select this 82288 for all transfers. No control inputs affect CENL. Setup and hold times must be met for proper operation.						
CMDLY	J	Command Delay allows delaying the start of a command. CMDLY is an active HIGH input. If sampled HIGH, the command output is not activiated and CMDLY is again sampled at the next CLK cycle. When sampled LOW the selected command is enabled. If READY is detected LOW before the command output is activated, the 82288 will terminate the bus cycle, even if no command was issued. Setup and hold times must be satisfied for proper operation. This input may be connected to GND if no delays are required before starting a command. This input has no effect on 82288 control outputs.						
READY	1	READY indicates the end of the current bus cycle. READY is an active LOW input. Multibus mode requires at least one wait state to allow the command outputs to become active. READY must be LOW during reset, to force the 82288 into the idle state. Setup and hold times must be met for proper operation. The 82284 drives READY LOW during RESET.						



Table 1. Pin Description (Cont.)

Symbol	Туре	Name and Function						
CEN/AEÑ	1	Command Enable/Address Enable controls the command and DEN outputs of the bus controller. CEN/AEN inputs may be asynchronous to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs. This input may be connected to VCC or GND.						
		When MB is HIGH this pin has the ĀEN function. ĀEN is an active LOW input which indicates that the CPU has been granted use of a shared bus and the bus controller command outputs may exit 3-state OFF and become inactive (HIGH). ĀEN HIGH indicates that the CPU does not have control of the shared bus and forces the command outputs into 3-state OFF and DEN inactive (LOW). ĀEN would normally be controlled by an 82289 bus arbiter which activates ĀEN when that arbiter owns the bus to which the bus controller is attached.						
		When MB is LOW this pin has the CEN function. CEN is an unlatched active HIGH input which allows the bus controller to activate its command and DEN outputs. With MB LOW, CEN LOW forces the command and DEN outputs inactive but does not tristate them.						
ALE	0	Address Latch Enable controls the address latches used to hold an address stable during a bus cycle. This control output is active HIGH. ALE will not be issued for the halt bus cycle and is not affected by any of the control inputs.						
MCE	0	Master Cascade Enable signals that a cascade address from a master 8259A interrupt controller may be placed onto the CPU address bus for latching by the address latches under ALE control. The CPU's address bus may then be used to broadcast the cascade address to slave interrupt controllers so only one of them will respond to the interrupt acknowledge cycle. This control output is active HIGH. MCE is only active during interrupt acknowledge cycles and is not affected by any control input. Using MCE to enable cascade address drivers requires latches which save the cascade address on the falling edge of ALE.						
DEN	0	Data Enable controls when data transceivers connected to the local data bus should be enabled. DEN is an active HIGH control output. DEN is delayed for write cycles in the Multibus mode.						
DT/Ā	0	Data Transmit/Receive establishes the direction of data flow to or from the local data bus. When HIGH, this control output indicates that a write bus cycle is being performed. A LOW indicates a read bus cycle. DEN is always inactive when DT/R changes states. This output is HIGH when no bus cycle is active. DT/R is not affected by any of the control inputs.						
IOWC	0	I/O Write Command instructs an I/O device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.						
IORC	0	I/O Read Command instructs an I/O device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.						
MWTC	0	Memory Write Command instructs a memory device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.						
MADC	0	Memory Read Command instructs the memory device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.						
INTA	0	Interrupt Acknowledge tells an interrupting device that its interrupt request is being acknowledged. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.						
Vcc		System Power: +5V power supply						
		System Ground: 0 volts						



FUNCTIONAL DESCRIPTION Introduction

The 82288 bus controller is used in iAPX 286 systems to provide address latch control, data transceiver control, and standard level-type command outputs. The command outputs are timed and have sufficient drive capabilities for large TTL buses and meet all IEEE-796 requirements for Multibus. A special Multibus mode is provided to statisfy all address/data setup and hold time requirements. Command timing may be tailored to special needs via a CMDLY input to determine the start of a command and READY to determine the end of a command.

Connection to multiple buses are supported with a latched enable input (CENL). An address decoder can determine which, if any, bus controller should be enabled for the bus cycle. This input is latched to allow an address decoder to take full advantage of the pipelined timing on the iAPX 286 local bus.

Buses shared by several bus controllers are supported. An AEN input prevents the bus controller

from driving the shared bus command and data signals except when enabled by an external bus arbiter such as the 82289.

Separate DEN and DT/R outputs control the data transceivers for all buses. Bus contention is eliminated by disabling DEN before changing DT/R. The DEN timing allows sufficient time for tristate bus drivers to enter 3-state OFF before enabling other drivers onto the same bus.

The term CPU refers to any iAPX 286 processor or iAPX 286 support component which may become an iAPX 286 local bus master and thereby drive the 82288 status inputs.

Processor Cycle Definition

Any CPU which drives the local bus uses an internal clock which is one half the frequency of the system clock (CLK) (see Figure 3). Knowledge of the phase of the local bus master internal clock is required for proper operation of the iAPX 286 local bus. The local bus master informs the bus controller of its internal clock phase when it asserts the status signals. Status signals are always asserted beginning in Phase 1 of the local bus master's internal clock.




Figure 3. CLK Relationship to the Processor Clock and Bus T-States



Bus State Definition

The 82288 bus controller has three bus states (see Figure 4): Idle (T_i) Status (T_s) and Command (T_c) . Each bus state is two CLK cycles long. Bus state phases correspond to the internal CPU processor clock phases.

The T_i bus state occurs when no bus cycle is currently active on the iAPX 286 local bus. This state may be repeated indefinitely. When control of the local bus is being passed between masters, the bus remains in the T_i state.




Figure 4. 82288 Bus States

Bus Cycle Definition

The $\overline{S1}$ and $\overline{S0}$ inputs signal the start of a bus cycle. When either input becomes LOW, a bus cycle is started. The T_s bus state is defined to be the two CLK cycles during which either $\overline{S1}$ or $\overline{S0}$ are active (see Figure 5). These inputs are sampled by the 82288 at every falling edge of CLK. When either $\overline{S1}$ or $\overline{S0}$ are sampled LOW, the next CLK cycle is considered the second phase of the internal CPU clock cycle.

The local bus enters the $T_{\rm C}$ bus state after the $T_{\rm S}$ state. The shortest bus cycle may have one $T_{\rm S}$ state and one $T_{\rm C}$ state. Longer bus cycles are formed by repeating $T_{\rm C}$ states. A repeated $T_{\rm C}$ bus state is called a wait state.

The $\overline{\text{READY}}$ input determines whether the current T_c bus state is to be repeated. The $\overline{\text{READY}}$ input has the same timing and effect for all bus cycles. $\overline{\text{READY}}$ is sampled at the end of each T_c bus state to see if it is active. If sampled HIGH, the T_c bus state is repeated. This is called inserting a wait state. The control and command outputs do not change during wait states.

When \overline{READY} is sampled LOW, the current bus cycle is terminated. Note that the bus controller may enter the T_s bus state directly from T_c if the status lines are sampled active at the next falling edge of CLK.




Figure 5. Bus Cycle Definition

Type of Bus Cycle	M/ĪŌ	S1	ŠÕ	Command Activated	DT/R State	ALE, DEN Issued?	MCE Issued?
Interrupt Acknowledge	0	0	0	INTA	LOW	YES	YES
I/O Read	0	0	1	IORC	LOW	YES	NO
I/O Write	0	1	0	iowc	HIGH	YES	NO
None; idle	0	1	1	None	HIGH	NO	NO
Hait/Shutdown	1	0	0	None	HIGH	NO	NO
Memory Read	1	0	1	MRDC	LOW	YES	NO
Memory Write	1	1	0	MWTC	HIGH	YES	NO
None; idle	1	1	1	None	HIGH	NO	NO

Table 2. Command and Control Outputs for Each Type of Bus Cycle

Operating Modes

Two types of buses are supported by the 82288: Multibus and non-Multibus. When the MB input is strapped HIGH, Multibus timing is used. In Multibus mode, the 82288 delays command and data activation to meet IEEE-796 requirements on address to command active and write data to command active setup timing. Multibus mode requires at least one wait state in the bus cycle since the command outputs are delayed. The non-Multibus mode does not delay any outputs and does not require wait states. The MB input affects the timing of the command and DEN outputs.

Command and Control Outputs

The type of bus cycle performed by the local bus master is encoded in the M/\overline{IO} , $\overline{S1}$, and $\overline{S0}$ inputs. Different command and control outputs are activated depending on the type of bus cycle. Table 2 indicates the cycle decode done by the 82288 and the effect on command, DT/ \overline{R} , ALE, DEN, and MCE outputs.

Bus cycles come in three forms: read, write, and halt. Read bus cycles include memory read, I/O read, and interrupt acknowledge. The timing of the associated read command outputs (MRDC, IORC, and INTA), control outputs (ALE, DEN, DTI/R) and control inputs (CEN/AEN, CENL, CMDLY, MB, and READY) are identical for all read bus cycles. Read cycles differ only in which command output is activated. The MCE control output is only asserted during interrupt acknowledge cycles.

Write bus cycles activate different control and command outputs with different timing than read bus cycles. Memory write and I/O write are write bus cycles whose timing for command outputs (MWTC and IOWC), control outputs (ALE, DEN, DT/R) and control inputs (CEN/AEN, CENL, CMDLY, MB, and READW) are identical. They differ only in which command output is activated.

Halt bus cycles are different because no command or control output is activated. All control inputs are ignored until the next bus cycle is started via $\overline{S1}$ and $\overline{S0}$.



Figures 6-10 show the basic command and control output timing for read and write bus cycles. Halt bus cycles are not shown since they activate no outputs. The basic idle-read-idle and idle-write-idle bus cycles are shown. The signal label CMD represents the appropriate command output for the bus cycle. For Figures 6-10, the CMDLY input is connected to GND and CENL to V_{cc}. The effects of CENL and CMDLY are described later in the section on control inputs.

Figures 6, 7 and 8 show non-Multibus cycles. MB is connected to GND while CEN is connected to $V_{\rm CC}$ -Figure 6 shows a read cycle with no wait states while Figure 7 shows a write cycle with one wait state. The READY input is shown to illustrate how wait states are added.




Figure 6. Idle-Read-Idle Bus Cycles with MB = 0




Figure 7. Idle-Write-Idle Bus Cycles with MB = 0



Bus cycles can occur back to back with no T_i bus states between T_c and T_s . Back to back cycles do not affect the timing of the command and control outputs. Command and control outputs always reach the states shown for the same clock edge (within T_s , T_c , or following bus state) of a bus cycle.

A special case in control timing occurs for back to back write cycles with MB=0. In this case, DT/\overline{R} and DEN remain HIGH between the bus cycles (see Figure 8). The command and ALE output timing does not change.

Figures 9 and 10 show a Multibus cycle with MB=1. AEN and CMDLY are connected to GND. The effects of CMDLY and AEN are described later in the section on control inputs. Figure 9 shows a read cycle with one wait state and Figure 10 shows a write cycle with two wait states. The second wait state of the write cycle is shown only for example purposes and is not required. The READY input is shown to illustrate how wait states are added.




Figure 8. Write-Write Bus Cycles with MB = 0




Figure 9. Idle-Read-Idle Bus Cycles with MB = 1




Figure 10. Idle-Write-Idle Bus Cycles with MB = 1

The MB control input affects the timing of the command and DEN outputs. These outputs are automatically delayed in Multibus mode to satisfy three requirements:

- 1) 50 ns minimum setup time for valid address before any command output becomes active.
- 50 ns minimum setup time for valid write data before any write command output becomes active.
- 3) 65 ns maximum time from when any read command becomes inactive until the slave's read data drivers reach 3-state OFF.

Three signal transitions are delayed by MB = 1 as compared to MB = 0:

- The HIGH to LOW transition of the read command outputs (IORC, MRDC, and INTA) are delayed one CLK cycle.
- The HIGH to LOW transition of the write command outputs (IOWC and MWTC) are delayed two CLK cycles.
- The LOW to HIGH transition of DEN for write cycles is delayed one CLK cycle.

Back to back bus cycles with MB=1 do not change the timing of any of the command or control outputs. DEN always becomes inactive between bus cycles with MB=1.

Except for a halt or shutdown bus cycle, ALE will be issued during the second half of $T_{\rm S}$ for any bus cycle. ALE becomes inactive at the end of the $T_{\rm S}$ to allow latching the address to keep it stable during the entire bus cycle. The address outputs may change during Phase 2 of any $T_{\rm C}$ bus state. ALE is not affected by any control input.

Figure 11 shows how MCE is timed during interrupt acknowledge (INTA) bus cycles. MCE is one CLK cycle longer than ALE to hold the cascade address from a master 8259A valid after the falling edge of ALE. With the exception of the MCE control output, an INTA bus cycle is identical in timing to a read bus cycle. MCE is not affected by any control input.






Figure 11. MCE Operation for an INTA Bus Cycle

Control Inputs

The control inputs can alter the basic timing of command outputs, allow interfacing to multiple buses, and share a bus between different masters. For many iAPX 286 systems, each CPU will have more than one bus which may be used to perform a bus cycle. Normally, a CPU will only have one bus controller active for each bus cycle. Some buses may be shared by more than one CPU (i.e. Multibus) requiring only one of them use the bus at a time.

Systems with multiple and shared buses use two control input signals of the 82288 bus controller, CENL and AEN (see Figure 12). CENL enables the bus controller to control the current bus cycle. The AEN input prevents a bus controller from driving its command outputs. AEN HIGH means that another bus controller may be driving the shared

In Figure 12, two buses are shown: a local bus and a Multibus. Only one bus is used for each CPU bus cycle. The CENL inputs of the bus controllers select which bus controller is to perform the bus cycle. An address decoder determines which bus to use for each bus cycle. The 82288 connected to the shared Multibus must be selected by CENL and be given access to the Multibus by AEN before it will begin a Multibus operation.

CENL must be sampled HIGH at the end of the $T_{\rm S}$ bus state (see waveforms) to enable the bus controller to activate its command and control outputs. If sampled LOW the commands and DEN will not go active and $\overline{\rm DT/R}$ will remain HIGH. The bus controller will ignore the CMDLY, CEN, and $\overline{\rm READY}$ inputs until another bus cycle is started via $\overline{\rm S1}$ and $\overline{\rm S0}$. Since an address decoder is commonly used to identify which bus is required for each bus cycle, CENL is latched to avoid the need for latching its input.

The CENL input can affect the DEN control output. When MB = 0, DEN normally becomes active during Phase 2 of T_s in write bus cycles. This transition occurs before CENL is sampled. If CENL is sampled LOW, the DEN output will be forced LOW during T_c as shown in the timing waveforms.

When MB = 1, CEN/ \overline{AEN} becomes \overline{AEN} . \overline{AEN} controls when the bus controller command outputs enter and exit 3-state OFF. \overline{AEN} is intended to be driven by a bus arbiter, like the 82289, which assures only one bus controller is driving the shared bus at any time. When \overline{AEN} makes a LOW to HIGH transition, the command outputs immediately enter 3-state OFF and DEN is forced inactive. An inactive DEN should force the local data transceivers connected to the shared data bus into 3-state OFF (see Figure 12). The LOW to HIGH transition of \overline{AEN} should only occur during T_1 or T_5 bus states.

The HIGH to LOW transition of AEN signals that the bus controller may now drive the shared bus command signals. Since a bus cycle may be active or be in the process of starting, AEN can become active during any T-state. AEN LOW immediately allows DEN to go to the appropriate state. Three CLK edges later, the command outputs will go active (see timing waveforms). The Multibus requires this delay for the address and data to be valid on the bus before the commands become active.

When MB = 0, CEN/AEN becomes CEN. CEN is an asynchronous input which immediately affects the command and DEN outputs. When CEN makes a HIGH to LOW transition, the commands



and DEN are immediately forced inactive. When CEN makes a LOW to HIGH transition, the commands and DEN outputs immediately go to the appropriate state (see timing waveforms). READY must still become active to terminate a bus cycle if CEN remains LOW for a selected bus controller (CENL was latched HIGH).

Some memory or I/O systems may require more address or write data setup time to command active than provided by the basic command output timing. To provide flexible command timing, the CMDLY input can delay the activation of command outputs. The CMDLY input must be sampled LOW to activate the command outputs. CMDLY does not affect the control outputs ALE, MCE, DEN, and DT/R.




Figure 12. System Use of AEN and CENL



CMDLY is first sampled on the falling edge of the CLK ending T_s . If sampled HIGH, the command output is not activated, and CMDLY is again sampled on the next falling edge of CLK. Once sampled LOW, the proper command output becomes active immediately if MB \approx 0. If MB = 1, the proper command goes active no earlier than shown in Figures 9 and 10.

READY can terminate a bus cycle before CMDLY allows a command to be issued. In this case no commands are issued and the bus controller will deactivate DEN and DT/R in the same manner as if a command had been issued.

Waveforms Discussion

The waveforms show the timing relationships of inputs and outputs and do not show all possible transitions of all signals in all modes. Instead, all signal timing relationships are shown via the general cases. Special cases are shown when needed. The waveforms provide some functional descriptions of the 82288; however, most functional descriptions are provided in Figures 5 through 11.

To find the timing specification for a signal transition in a particular mode, first look for a special case in the waveforms. If no special case applies, then use a timing specification for the same or related function in another mode.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias0°C to 70°C
Storage Temperature 65°C to + 150°C
Voltage on Any Pin with
Respect to GND
Power Dissipation 1 Wat

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0$ °C to 70°C, $V_{CC} = 5V$, $\pm 10\%$)

		6	MH2	8 MHz			
Symbol	Parameter	- 6 Min.	−6 Max.	Min.	Max.	Units	Test Conditions
V _{IL}	Input LOW Voltage	5	.8	5	.8	V	
V _{IH}	Input HIGH Voltage	2.0	V _{CC} 5	2.0	V _{CC} 5	٧	
V _{ILC}	CLK Input LOW Voltage	- 5	.6	5	.6	V	
V _{IHC}	CLK Input HIGH Voltage	3.8	V _{CC} +.5	38	V _{CC} + 5	٧	
VOL	Output LOW Voltage Command Outputs Control Outputs		.45 .45		.45 .45	V V	I _{OL} = 32mA Note 1 I _{OL} = 16mA Note 2
V _{OH}	Output HIGH Voltage Command Outputs Control Outputs	2.4 2.4		2 4 2.4		v v	I _{OH} =5mA Note 1 I _{OH} =1mA Note 2
1 _F	Input Current (\$\overline{80}\$ and \$\overline{81}\$ inputs)		5		5	mA	Vf = .45V
I _{IL}	Input Leakage current (all other inputs)		±10		±10	μΑ	OV 5 VI _{IN} 5 V _{CC}
ho	Output Leakage Current		± 10		± 10	Αι	45V ≤ V _{OUT} < V _{CC}
lcc	Power Supply Current		100		100	mA	
C _{CLK}	CLK Input Capacitance		12		12	pF	F _C = 1 MHz
Cı	Input Capacitance		10		10	pF	F _C = 1 MHz
C _C	Input/Output Capacitance		20		20	pF	F _C = 1 MHz

NOTE: 1. Command Outputs are INTA, IORC, IOWC, MRDC, MWRC.

^{2.} Control Outputs are DT/R, DEN, ALE and MCE.



A.C. CHARACTERISTICS

 $(T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}.\ V_{CC} = 5\text{V}, \approx 10\%)$ AC timings are referenced to 0.8V and 2.0V points of signals as illustrated in data sheet waveforms, unless otherwise noted.


	Parameter	6 MHz		8 MHz			
Sym		-6 Min.	- 6 Max.	Min.	Max.	Unit	Test Condition
1	CLK Period	83	250	62	250	ns	
2	CLK HIGH Time	25	235	20	235	ns	at 3.8V
3	CLK LOW Time	20	225	15	230	ns	at 0.6V
4	CLK Rise Time		10		10	ns	1 0V to 3.5V
5	CLK Fall Time		10		10	ns	3.5V to 1.0V
6	M/IO and Status Setup Time	28		22.5		ns	
7	M/IO and Status Hold Time	0		0	_	ns	
8	CENL Setup Time	30		20		ns	
9	CENL Hold Time	0		0		ns	
10	READY Setup Time	50		38.5		ns	
11	READY Hold Time	35		25		ns	
12	CMDLY Setup Time	25		20		ns	
13	CMDLY Hold Time	0	Ì	0		ns	
14	AEN Setup Time	30		25		ns	Note 3
15	AEN Hold Time	0		0		ns	Note 3
16	ALE, MCE Active Delay from CLK	3	25	3	15	ns	Note 4
17	ALE, MCE Inactive Delay from CLK		35		20	ns	Note 4
18	DEN (Write) Inactive from CENL		35	1	35	ns	Note 4
19	DT/R LOW from CLK		40	i	20	ns	Note 4
20	DEN (Read) Active from DT/R	10	50	10	40	ns	Note 4
21	DEN (Read) Inactive Dly from CLK	3	40	3	35	ns	Note 4
22	DT/R HIGH from DEN Inactive	5	45	10	40	ns	Note 4
23	DEN (Write) Active Delay from CLK		35		30	ns	Note 4
24	DEN (Write) Inactive Dly from CLK	3	35	3	30	ns	Note 4
25	DEN Inactive from CEN		40		25	ns	Note 4
26	DEN Active from CEN	I	35		25	ns	Note 4
27	DT/R HIGH from CLK (when CEN _ LOW)		50		50	ns	Note 4
28	DEN Active from AEN		35		30	ns	Note 4
29	CMD Active Delay from CLK	3	40	3	20	ns	Note 5
30	CMD Inactive Delay from CLK	3	30	3	20	ns	Note 5
31	CMD Inactive from CEN		35		25	ns	Note 5
32	CMD Active from CEN		45		25	ns	Note 5
33	CMD Inactive Enable from AEN		40		40	ns	Note 5
34	CMD Float Delay from AEN		40		40	ns	Note 6

NOTE: 3 AEN and MB are asynchronous inputs. This specification is for testing purposes only, to assure recognition at a specific CLK edge


- 4 Control output load: Cl = 150pF.
- 5. Command output load: CI 300pF.
- 6. Float condition occurs when output current is less then I_{LO} in magnitude




WAVEFORMS




82288









WAVEFORMS (Continued)








WAVEFORMS (Continued)





NOTE 1: ĀĒN is an asynchronous input. ĀĒN setup and hold time is specified to guarantee the response shown in the waveforms.

4-98