1 Megabit

 $(128K \times 8)$

Unregulated

High Speed

Erasable

CMOS

EPROM

Preliminary

UV

Battery-Voltage

3

Features

- Fast Read Access Time 70 ns
- Unregulated Battery Power Supply Range, 2.7 V to 3.6 V
- Compatible with JEDEC Standard AT27C010
- Low Power CMOS Operation
 - 20 μA max. Standby
 - 29 mW max. Active at 5 MHz for Vcc = 3.6 V
- Wide Selection of JEDEC Standard Packages
 - 32-Lead 600-mil PDIP and Cerdip
 - 32-Pad PLCC and LCC
 - 32-Lead TSOP
- High Reliability CMOS Technology
 - 2,000 V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-Line Control
- CMOS and TTL Compatible Inputs and Outputs JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27BV010 chip is a high performance, low power, low voltage 1,048,576 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 128K by 8 bits. It requires only one supply in the range of 2.7 to 3.6 V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5-V parts while keeping the low power consumption of a 3-V supply. At $V_{CC} = 2.7 \text{ V}$, any byte can be accessed in less than 70 ns. With a typical power draw of only 18 mW at 5 MHz and $V_{CC} = 3 \text{ V}$, the AT27BV010 consumes less than one-fifth the power of a standard 5-V EPROM. Standby mode supply current is typically less than 1 μ A at 3 V. The AT27BV010 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation. (continued)

CDIP, PDIP Top View

	r	_	~ ~		1	
VPP	□	1	_	32	Ь	VÇC
A16	d	2		31	Ь	PGM
A15	힉	3		30	þ	NC
A12	d	4			þ	A14
A7		5		29 28 27 26 25	Þ	A13
A6	d			27	Þ	8A
A5	d	6 7		26	Þ	A9
A4	þ	8		25	Þ	A11
A3	d	9		24	þ	ŌĒ
A2	₫	10			Þ	A10
A1	d	11		22	Þ	A10 CE
A0	d	12		21	þ	07
00	d	13		23 22 21 20	Þ	06
O0 O1	d	14		19	Þ	05
O2 GND		14 15 16		18 17		04
GND	d	16		17	Ь	03


TSOP Top View Type 1

A11 40 FO 1 0	32 30 31 A10 OE
A8 A9 3 2	30 31 A10 CE
A14 A13 4 5	28 29 07 06
PGM NC 6 7	26 ²⁷ 5 ⁰⁵ 04
VPP VCC 8 8 9	24 ²⁵ F ^{O3} GND
A16 5 10 A15 11	22 23 8 02 01
A7 A12 5 12	20 21 E 00 A2
A6 🗆 14	is p Ai
A5 A4 E 16 15	18 ₁₇ A3 A2

Pin Configurations

Pin Name	Function
A0-A16	Addresses
00-07	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe
NC	No Connect

LCC, PLCC Top View







Description (Continued)

The AT27BV010 comes in a choice of industry standard JEDEC-approved packages, including: one-time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control ($\overline{(CE, OE)}$ to give designers the flexibility to prevent bus contention.


The AT27BV010 operating with V_{CC} at 3.0 V produces TTL level outputs that are compatible with standard TTL logic devices operating at $V_{CC} = 5.0$ V. At $V_{CC} = 2.7$ V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications.

Atmel's AT27BV010 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV010 programs exactly the same way as a standard 5-V AT27C010 and uses the same programming equipment.

Erasure Characteristics

The entire memory array of the AT27BV010 is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 $\mu W/cm^2$ intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Block Diagram



Absolute Maximum Ratings*

	-					_	_
Temperature Under Bias40°C to +85°C	J	eratu	pei	np	en	T	
Storage Temperature65°C to +125°C	е	e Te	age	ra	to	s	
Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V ⁽¹⁾	1	e or ct to	ige oec	ta sp	'oli les	V R	
Voltage on A9 with Respect to Ground2.0 V to +14.0 V ⁽¹⁾	1	e or ct to	ige oec	ta:	'oli Res	V R	
V _{PP} Supply Voltage with Respect to Ground2.0 V to +14.0 V ⁽¹⁾	ly S	uppl ct to	Su	∍ S sp	PF es	V R	
Integrated UV Erase Dose7258 W•sec/cm ²	1	ated	ırat	əgi	nte	In	

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is $V_{\rm CC}$ + 0.75 V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	PGM	Ai	V _{PP}	Vcc	Outputs
Read ⁽²⁾	VIL	VIL	X ⁽¹⁾	Ai	Х	Vcc (2)	Dout
Output Disable ⁽²⁾	Χ	ViH	Х	X	Х	Vcc (2)	High Z
Standby ⁽²⁾	ViH	Х	Х	X	Х	Vcc (2)	High Z
Rapid Program ⁽³⁾	VIL	ViH	VIL	Ai	VPP	Vcc (3)	DIN
PGM Verify ⁽³⁾	VIL	VIL	ViH	Ai	VPP	Vcc (3)	Dout
PGM Inhibit ⁽³⁾	VIH	Х	Х	Χ	V_{PP}	Vcc (3)	High Z
Product Identification ^(3,5)	VIL	VIL	х	A9=V _H ⁽⁴⁾ A0=V _{IH} or V _{IL} A1-A16=V _{IL}	x	Vcc ⁽³⁾	Identification Code

Notes: 1. X can be V_{II}, or V_{IH}.

- Read, output disable, and standby modes require Vcc < 3.7 V.
- Refer to Programming Characteristics. Programming modes require V_{CC} ≥ 4.5 V.
- 4. $V_H = 12.0 \pm 0.5 \text{ V}$.
- Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

D.C. and A.C. Operating Conditions for Read Operation

			AT27BV010				
		-70	-90	-12	-15		
Operating Temperature	Com.	0°С - 70°С	0°C - 70°C	0°C - 70°C	0°C - 70°C		
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C		
Vcc Power Supply		2.7 V to 3.6 V					

D.C. and Operating Characteristics for Read Operation

(VCC = 2.7 V to 3.6 V unless otherwise specified)

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V _{IN} = 0 V to V _{CC}			±1	μA
llo	Output Leakage Current	Vout = 0 V to Vcc			±5	μА
IPP1 (2)	V _{PP} ⁽¹⁾ Read/Standby Current	VPP = VCC			10	μА
IsB	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3 \text{ V}$			20	μA
ISB	- Standby Current	I_{SB2} (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.5$ V			100	μΑ
Icc	Vcc Active Current	$f = 5 \text{ MHz}$, $I_{OUT} = 0 \text{ mA}$,	Com.		8	mA
	VCC Active Current	CE = VIL, VCC = 3.6 V	Ind.		10	mA
VIL	Input Low Voltage	V _{CC} = 3.0 to 3.6 V		-0.6	0.8	V
	Input Low Voltage	V _{CC} = 2.7 to 3.6 V		-0.6	0.2xV _{CC}	٧
ViH	Input High Voltage	V _{CC} = 3.0 to 3.6 V		2.0	V _{CC} +0.5	V
V I⊓	Input High Voltage	V _{CC} = 2.7 to 3.6 V		0.7xVcc	Vcc+0.5	V
		I _{OL} = 2.0 mA			0.4	V
Vol	Output Low Voltage	I _{OL} = 100 μA			0.2	٧
		lo _L = 20 μA			0.1	V
		I _{OH} = -2.0 mA		2.4		V
Vон	Output High Voltage	I _{OH} = -100 μA		V _{CC} -0.2		V
		I _{OH} = -20 μA		V _{CC} -0.1		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} , 2. V_{PP} may be connected directly to V_{CC} , except during program-and removed simultaneously with or after V_{PP} . ming. The supply current would then be the sum of I_{CC} and I_{PP} .

A.C. Characteristics for Read Operation (VCC = 2.7 V to 3.6 V)


		_		AT27	BV010		
			-70	-90	-12	-15	}
Symbol	Parameter	_Condition	Min Max	Min Max	Min Max	Min Max	Units
tacc (3)	Address to Output Delay	CE = OE ≈ V _{IL}	70	90	120	150	ns
tce (2)	CE to Output Delay	OE = VIL	70	90	120	150	ns
toE (2,3)	OE to Output Delay	CE = VIL	50	50	50	60	ns
t _{DF} (4,5)	OE or CE High to Output Float		40	40	40	50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first		0	0	0	0	ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.






A.C. Waveforms for Read Operation (1)



Input Test Waveform and Measurement Level



 t_R , $t_F < 20$ ns (10% to 90%)

Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V, unless otherwise specified.
- 2. \overline{OE} may be delayed up to t_{CE}-t_{OE} after the falling edge of \overline{CE} without impact on t_{CE}.
- OE may be delayed up to t_{ACC}-t_{OE} after the address is valid without impact on t_{ACC}.
- This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

Output Test Load




Note: C_L = 100 pF including jig capacitance.

Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions	
CiN	4	8	pF	V _{IN} = 0 V	
Соит	8	12	pF	Vout = 0 V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms (1)



Notes:

- 1. The Input Timing Reference is 0.8 V for V_{IL} and 2.0 V for $V_{IH}.$
- t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV010 a $0.1-\mu F$ capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

AT27BV010

D.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 V$, $V_{PP} = 13.0 \pm 0.25 V$

Sym-		Test	Lia	mits	
bol	Parameter	Conditions	Min	Max	Units
lu	Input Load Current	V _{IN} =V _{IL} ,V _{IH}		10	μА
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧
VIH	Input High Level		2.0	V _{CC+} 1	٧
Vol	Output Low Volt.	loc=2.1 mA		.45	٧
Vон	Output High Volt.	I _{OH} =-400 μA	2.4		V
lcc2	Vcc Supply Curren (Program and Veri			40	mA
IPP2	V _{PP} Supply Current	CE=PGM=VIL		20	mA
ViD	A9 Product Identification Voltage		11.5	12.5	٧

A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25 \text{ V}$, $V_{PP} = 13.0 \pm 0.25 \text{ V}$

Sym- bol	Parameter	Test Conditions* (see Note 1)	Li r Min	nits Max	Units
tas	Address Setup Ti	me	2		μS
tces	CE Setup Time		2		μS
toes	OE Setup Time		2		<u>μ</u> S
tos	Data Setup Time		2		μS
tan	Address Hold Tim	ne	0		μS
tDH	Data Hold Time		2		μS
tDFP	OE High to Output Float Delay	(Note 2)	0	130	ns
tvps	V _{PP} Setup Time		2		μS
tvcs	V _{CC} Setup Time		2		μS
tpw	PGM Program Pulse Width	(Note 3)	95	105	μs
toe	Data Valid from O	Ē		150	ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%) .	20 ns
Input Pulse Levels	0.45 V to 2.4 V
Input Timing Reference Level	. 0.8 V to 2.0 V
Output Timing Reference Level	0.8 V to 2.0 V

Notes:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 100 μsec ± 5%.


Atmel's 27BV010 Integrated Product Identification Code(1)

-	Pins					Hex				
Codes	A0	07	06	O5	04	03	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

Note: 1. The AT27BV010 has the same Product Identification Code as the AT27C010. Both are programming compatible.

Rapid Programming Algorithm

A 100 μ s \overline{PGM} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5 V and Vpp is raised to 13.0 V. Each address is first programmed with one 100 μ s \overline{PGM} pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0 V and V_{CC} to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.







Ordering Information

	Icc (mA) Vcc = 3.6 V Active Standby				Operation Range	
tacc (ns)			Ordering Code	Package		
70	8	0.02	AT27BV010-70DC AT27BV010-70JC AT27BV010-70LC AT27BV010-70PC AT27BV010-70TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)	
70	10	0.02	AT27BV010-70DI AT27BV010-70JI AT27BV010-70LI AT27BV010-70PI AT27BV010-70TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)	
90	8	0.02	AT27BV010-90DC AT27BV010-90JC AT27BV010-90LC AT27BV010-90PC AT27BV010-90TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)	
90	10	0.02	AT27BV010-90DI AT27BV010-90JI AT27BV010-90LI AT27BV010-90PI AT27BV010-90TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)	
120	8	0.02	AT27BV010-12DC AT27BV010-12JC AT27BV010-12LC AT27BV010-12PC AT27BV010-12TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)	
120	10	0.02	AT27BV010-12DI AT27BV010-12JI AT27BV010-12LI AT27BV010-12PI AT27BV010-12TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)	
150	8	0.02	AT27BV010-15DC AT27BV010-15JC AT27BV010-15LC AT27BV010-15PC AT27BV010-15TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)	
150	10	0.02 AT27BV010-15DI AT27BV010-15JI AT27BV010-15LI AT27BV010-15PI AT27BV010-15TI		32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)	

Package Type			
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)		
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)		
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)		
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)		
32T	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)		