
TEL:805-498-2111 FAX:805-498-3804 WEB:http://www.semtech.com



FEATURES

- 6A peak source & sink current
- TTL, NMOS & CMOS compatible
- Latching thermal shutdown
- Under voltage lockout
- Input logic deadband
- 500 KHz operation

DESCRIPTION


The LAS 8500P, 8501P half bridge interface drivers are monolithic integrated circuits, designed to interface logic with high current, inductive or capacitive loads. The LAS 8500P, 8501P are designed to drive relays, solenoids, lamps and motors in half-bridge or full-bridge configuration.

The LAS 8500P, 8501P feature a three state push-pull output, 3A of continuous current, under voltage lockout, and thermal shutdown protection. The state of the output is controlled by two logic pins and an internal thermal latch. Normally the output is controlled by two logic pins. The onset of thermal shutdown overrides the input logic and sets the output to the off state, preventing source and sink operation.

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | MAXIMUM | UNITS |
|--|------------------------------------|-------------|-------|
| Supply Voltage | V _{cc} | 40 | Volts |
| Input Voltage | V _{IN} | 40 | Volts |
| Enable Voltage | VE | 40 | Volts |
| Output Current Peak Continuous | lo | 6 3 | Amps |
| Diode Current Peak Continuous | ID | 5 3 | Amps |
| Power Dissipation at $T_C = 65^{\circ}C^{1}$ | P _D | 15 | Watts |
| Thermal Resistance Junction to Case ² | θ _{JC} | 4 | °C/W |
| Operating Junction and Storage Tempera- ture Range | T _J T _{STG} | – 25 to 125 | °C |
| Lead Temperature (Soldering, 10 Seconds) | T _{LEAD} | 260 | °C |

BLOCK DIAGRAM



The LAS 8500P has a complementary device labeled LAS 8501P which has an inverter on the input pin. This device is useful in simplifying full bridge operation. The LAS 8500P, 8501P are available in a 5 pin TO-220 plastic package.

 $^{^{(1)}}$ For operation above $T_c=65^{\circ}\text{C},$ derate at 250mW/°C. $^{(2)}$ Thermal Resistance Junction to Ambient, θ_{JA} is typically 70°C/W.

ELECTRICAL CHARACTERISTICS


Test conditions are as follows: $V_{CC}=7V$ to 40V, $I_{O}=0A$, $T_{J}=25^{\circ}C$, unless otherwise specified.

| Parameter | | Symbol | Test Condition | ıs I | Minimum | Турі | cal | Maximum | Units |
|--------------------------|---------------------------|----------------|--|----------------|--------------|----------------|----------------|-------------------|----------------|
| INPUT CHARACTERIST | rics | | | | | | | | |
| Input Logic Level | "Low" "High" | ViN | | | -0.3 2.0 | | | 0.5 40 | Volts Volts |
| Input Current | "Low" "High" | IIN | $V_{IN} = 0.5$ $V_{IN} = 2.4$ | iv IV | | 12 0.5 | | 40 2.0 | μΑ μΑ |
| Enable Logic Level | "Low" "High" | V _E | | | - 0.3 2.0 | | | 0 .5 40 | Volts Volts |
| Enable Current | Enable Inhibit | I _E | $V_E = 2.4$ $V_E = 0.5$ | v v | | 2.5 | | 5.0 20 | μA μA |
| OUTPUT CHARACTERIS | STICS | 1 | | | | | | | |
| Output Voltage Saturati | ion "Sink" "Source" | | $I_0 = -3A$ $I_0 = 3A$ | A | | 1.6 | | 2.0 3.0 | Volts Volts |
| Diode Voltage Saturation | on "Sink' "Source" | | I ₀ = 3A I ₀ = 3A | | | 2.0 | | 2.4 2.2 | Volts Volts |
| Output Leakage Curren | t | ار | | | | 0.8 | 3 | 5.0 | mA |
| Quiescent Current | "Sink" "Source" | la | | | | 14 20 | | 25 35 | mA |
| Undervoltage Lockout | | | | | 5.5 | | | 7.0 | Volts |
| Thermal Shutdown | | | | | | 150 | ם ל | | °C |
| SWITCHING CHARACTI | ERISTICS ¹ | | | | | | | | |
| | Test Conditions | | | | Турі | cal | | | |
| Input | Enable | 1 | ſ, | t _d | I, | t _s | t _r | Unit | ts |
| Pulsed | 5V | 25°c | | 140 | 60 | 580 | 100 | ns | |
| 5V | Pulsed | 25℃ | | 180 | 70 | 300 | N/A | ns | |
| OV | Pulsed | 25°C | | 110 | N/A | 220 | 140 | ns | |
| Pulsed | 5V | 12 | 5°C | 180 | 60 | 1000 | 150 | ns | |


 $^{^{(1)}}$ See test circuit; $V_{\text{CC}}=30\text{V}$ and $I_0=0.3\text{A}.$

OPERATIONAL DATA

SWITCHING CHARACTERISTICS TEST CIRCUIT




SWITCHING TIMES



TRUTH TABLE


| INPUT | | ENABLE | OUTPUT | |
|-----------|-----------|--------|--------------|--|
| LAS 8500P | LAS 8501P | ENABLE | OUTFUI | |
| L | Ι | اـ | Off (Reset)1 | |
| Н | L | ┙ | Off (Reset)1 | |
| L | Н | Н | L | |
| Н | Ĺ | Н | Н | |

O Device operation is inhibited, i.e. output is off, when Enable "low" is coupled with an input signal. Device operation is reset after latching thermal shutdown when Enable is momentarily brought "low", if T_J is less than the thermal shutdown value.




TYPICAL APPLICATIONS

BI-STATE MOTOR DRIVE1,2



$$P_D = 0.035 V_{CC} + I_D \left[3 (D.C.) + \left(\frac{t_r + t_f}{2\tau} \right) V_{CC} \right]$$

BI-STATE MOTOR DRIVE^{2,3}



$$P_D = 0.035 V_{CC} + I_0 \left[2 (D.C.) + \left(\frac{t_r + t_f}{2\tau} \right) V_{CC} \right]$$


 $[\]varpi$ When an inductive load is connected between the Vo terminal and ground, the external sink diode must be added when the output current exceeds 1 amp. This insures pulse width modulation to rated output current.

⁽²⁾ D.C. = duty cycle


⁽³⁾ When the load is connected between Vo and Vcc, and the output current exceeds 1 amp, the external source diode is recommended to lower power dissipation.

TYPICAL APPLICATIONS

TRI-STATE MOTOR DRIVE USING SPLIT SUPPLY¹



TRI-STATE MOTOR DRIVE USING SINGLE SUPPLY²




⁽¹⁾ D.C. = duty cycle


au = period (2) See power dissipation equations for split supply motor drive.

DEVICE OUTLINE

(Front View)



(Side View)



 $\begin{array}{c|c} 1 - V_{\rm CC} \\ 2 - {\rm Input} \\ 3 - {\rm GND} \\ 4 - V_{\rm O} \\ 5 - {\rm Enable} \\ {\rm Tab \ is \ GND} \end{array}$


NOTE: All dimensions are in inches.

INTRODUCTION

The LAS 8500P and LAS 8501P are half-bridge drivers with a 40 Volt, 3 Amp maximum rating. These devices accept logic input and drive motors, relays and solenoids directly.


CIRCUIT COLLECTION

1. TRI-STATE MOTOR DRIVE USING SPLIT SUPPLY²




$$\begin{split} &P_{D} = 0.035 \ V_{cc} + \ I_{o} \left[\ 2 \ (D.C.) \ + \ \left(\ \frac{t_{r} + t_{r}}{2\tau} \right) \ V_{cc} \ \right] \ , \ \text{when D.C.} < &50\% \\ &P_{D} = 0.035 \ V_{cc}, \ \text{when D.C.} \ = & 50\% \\ &P_{D} = 0.035 \ V_{cc} + \ I_{o} \left[\ 3 \ (D.C.) \ + \ \left(\ \frac{t_{r} + t_{r}}{2\tau} \right) \ V_{cc} \ \right] \ , \ \text{when D.C.} > &50\% \end{split}$$

2. TRI-STATE MOTOR DRIVE USING SINGLE SUPPLY⁴




3. BI-STATE MOTOR DRIVE1,2




$$P_{D} = 0.035 \ V_{CC} + I_{D} \left[3 \ (D.C.) + \left(\frac{t_{r} + t_{l}}{2\tau} \right) V_{CC} \right]$$

4. BI-STATE MOTOR DRIVE^{2,3}



$$P_{D} \, \approx \, 0.035 \; V_{CC} \; + \; I_{0} \left[\; 2 \; (D.C.) \; + \; \left(\; \frac{t_{r} \; + \; t_{r}}{2\tau} \; \right) V_{CC} \; \right] \label{eq:pdf}$$

5. TWO-PHASE STEPPING MOTOR DRIVER WITH 5V AND $\pm\,12V$ POWER



⁽¹⁾When an inductive load is connected between the V_O terminal and ground, the external sink diode must be added when the output current exceeds 1 amp. This insures pulse width modulation to rated output current.


⁽²⁾D.C. = duty cycle, τ = period

⁽³⁾ When the load is connected between V_O and V_{CC}, and the output current exceeds 1 amp, the external source diode is recommended to lower power dissipation.


⁽⁴⁾ See power dissipation equations for split supply motor drive.

CIRCUIT COLLECTION

6. TWO-PHASE STEPPING MOTOR DRIVER WITH 12V POWER



7. POWER TRANSISTOR DRIVER



8. STEP/DOWN CONVERTER

