

Semiconductor

inc.


262,144 x 8 CMOS High Speed Static RAM

Features

Access Times of 100/120/150 ns JEDEC Standard 32 pin DIL footprint Operating Power 130 mW (typ.) Low Power Standby 60 mW (typ.) 60 µW (typ.) - L

Operating Temp Range -55°C to +125°C Equal Access and Cycle Times Battery back-up capability Completely Static Operation Onboard Decoupling Capacitors

Block Diagram





256K X 8 SRAM

MS8256SC-10/12/15

Issue 2.0: September 1990

PRELIMINARY





Absolute Maximum Ratings

Voltage on any pin relative to V _{ss}	V_{τ}	-0.5V to +7	٧
Power Dissipation	P,	1	W
Storage Temperature	T'src	-65 to +150	°C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V, can be -3.5V pulse of less than 20ns.

Recommended Operating Conditions

		min	typ	max		
Supply Voltage	V_{cc}	4.5	5.0	5.5	V	
Input High Voltage	VIH	2.2	-	5.8	V	
Input Low Voltage	V,,,	-0.3	-	8.0	· V	
Operating Temperature	T,	0	•	70	°C	
	Tai	-40	-	85	°C (I)	
	T _{AM}	-5 5	-	125	°C (M,MB)	

DC Electrical Characteristics

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	I _{LI1}	0V≤V _{IN} ≤V _{CC}	-	-	8	μΑ
(A17, A18, CS)	I _{LI2}	0.5V≤V _{IN} ≤2.7V	-	-	2	μΑ
Output Leakage Current		CS=V _{IH.} V _{I/O} =GND to V _{CC}	-	•	8	μΑ
Operating Current	l∞	CS=V _{IL} , I _{I/O} =0mA, I/P's static	-	26	43	mA
Average Current	l _{cc1}	Min. Cycle, $\overline{CS}=V_{IL}$, $V_{IN}=V_{IL}$ or V_{IH} , $I_{IO}=0$ mA	_	55	82	mΑ
	I _{CC1}	Cycle =1μs, CS ≥V _{cc} -0.2V, 0.2V≥V _{IN} ≥V _{cc} -0.2V	-	19	37	mA
Standby Current	l _{sa}	CS=V _{IH} , V _{IN} =V _{II} or V _{IH}	-	12	16	mA
•	l _{s81}	CS≥V _{cc} -0.2V, 0.2V≥V _{IN} ≥V _{cc} -0.2V	-	0.05	4	mΑ
-L Part	SB2	CS≥V _{cc} -0.2V, 0.2V≥V _{IN} ≥V _{cc} -0.2V	-	12	960	μΑ
Output Voltage	Vol	l _{ot} =2.1mA	-	-	0.4	٧
	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	٧

Typical values are at V_{cc} =5.0V, T_A =25°C and specified loading.

Capacitance ($V_{cc}=5V\pm10\%, T_{A}=25^{\circ}C$)

Parameter	Symbol	Test Condition	max	Unit	
Input Capacitance (CS, A17)	C _{IN1}	$V_{IN} = 0V$	6	pF	
I/P Capacitance (other) I/O Capacitance	C ^{IVS}	$V_{iN} = 0V$ $V_{iO} = 0V$	16 20	pF pF	

Capacitance calculated, not measured. Note:

AC Test Conditions

- * Input pulse levels: 0.8V to 2.4V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF
- * V_{cc}=5V±10%


Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle (1,2)

_	-10		-12		-15		-	
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t _{RC}	100	_	120	-	150		ns
Address Access Time	tAA	-	100	_	120	-	150	ns
Chip Select Access Time	tACS	-	100	-	120	-	150	ns
Output Enable to Output Valid	toE	-	60	-	70	-	85	ns
Output Hold from Address Change	t _{oh}	15	-	15	-	15	-	ns
Chip Selection to Output in Low Z ⁽²⁾	t _{ci.z}	10	•	10	-	10	_	ns
Output Enable to Output in Low Z(2)	toLZ	5	•	5	-	5	-	ns
Chip Deselection to O/P in High Z ⁽²⁾	t _{chz}	0	35	0	45	0	55	ns
Output Disable to Output in High Z(2)	t _{onz}	0	35	0	45	0	55	ns

Notes: 1. WE is High for Read Cycle.

Read Cycle Timing Waveform (1,2)




t_{Hz} and t_{OHz} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


w	rite	Cvc	:le
	1116	~~	

		-	10	-1	2	-1	5	
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t _{wc}	100	-	120	-	150	-	ns
Chip Selection to End of Write	t _{cw}	90	-	100	-	110	-	ns
Address Valid to End of Write	taw	90	-	100	-	110	-	ns
Address Setup Time	tas	0	-	0	-	0	-	ns
Write Pulse Width	t _{we}	75	-	85	•	95	-	ns
Write Recovery Time	t _{wa}	5	-	10	-	15	-	ns
Write to Output in High Z ⁽¹⁰⁾	t _{witz}	0	40	0	45	0	30	ns
Data to Write Time Overlap	t _{DW}	40	-	50	-	60	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
Output active from end of Write(10)	tow	10	-	10	-	10	-	ns

Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform



AC Characteristics Notes

- A write occurs during the overlap (t_{wp}) of a low \(\overline{\text{CS}}\) and a low \(\overline{\text{WE}}\).
 t_{cw} is measured from the earlier of \(\overline{\text{CS}}\) or \(\overline{\text{WE}}\) going high to the end of write cycle.
 T_{AS} is measured from the address valid to the beginning of write.
 T_{WR} is measured from the earliest of \(\overline{\text{CS}}\) or \(\overline{\text{WE}}\) going high to the end of write.


- (5) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (6) If CS goes low simultaneously with WE going low or after WE going low, outputs remain in a high impedance state.
- (7) Dout is in the same phase as written data of this write cycle.
- (8) D_{OUT} is the read data of next address.
 (9) If CS is low during this period, I/O pins are in the output state, and inputs out of phase must not be applied to I/O pins.
- (10) t_{whz} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. These parameters are sampled and not 100% tested.

|--|

Parameter	Symbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
V _∞ for Data Retention Data Retention Current	V_{DR}	CS≥V _{cc} -0.2V V _{cc} =3.0V, CS≥V _{cc} -0.2V	2.0	-	-	V
	I _{CCDR1}	T _{OP} =T _A	-	10	180	μA
	CCDR2	T _{OP} =T _{AI}	-	•		μA
	I _{CCDR3}	T _{OP} =T _{AM}	-	-	760	μА
Chip Deselect to						
Data Retention Time	t _{cor}	See Retention Waveform	0	-	_	ns
Operation Recovery Time	t _R	See Retention Waveform	5	-	-	ms

Notes: (1) Typical figures measured at 25°C

Data Retention Waveform




ISSUE 2.0 : SEPTEMBER 1990 MS8256SC-85/10/12/15

Military Screening Procedure

Module Screening Flow for high reliability product is in accordance with MIL-STD-883C method 5004 Level B and is detailed below:

MB MODULE SCREENING FLOW					
SCREEN	TEST METHOD	LEVEL			
Visual and Mechanical					
External visual Temperature cycle	2017 Condition B (or manufacturers equivalent) 1010 Condition C (10 Cycles,-65°C to +150°C)	100% 100%			
Burn-In					
Pre Burn-in Electrical Burn-In	Per Applicable device Specifications at Ta = +25°C (optional) Method 1015, Codition D, Ta = +125°C	100% 100%			
Final Electrical Tests	Per applicable Device Specification				
Static (dc)	 a) @ Ta=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%			
Functional	 a) @ Ta=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%			
Switching (ac)	a) @ Ta=+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%			
Percent Defective Allowable (PDA)	Calculated at Post Burn-in at Ta=+25°C	10%			
Quality Conformance	Per applicable Device Specification	Sample			
External Visual	2009 Per vendor or customer specification				

Ordering Information



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.



7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058