

Integrated Device Technology, Inc.

## HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY  
IDT70261S/L

### FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Commercial: 25/35/45/55ns (max.)
- Low-power operation
  - IDT70261S
    - Active: 750mW (typ.)
    - Standby: 5mW (typ.)
  - IDT70261L
    - Active: 750mW (typ.)
    - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- $M/\bar{S} = H$  for  $\overline{BUSY}$  output flag on Master
- $M/\bar{S} = L$  for  $\overline{BUSY}$  input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5V ( $\pm 10\%$ ) power supply
- Available in 100-pin Thin Quad Plastic Flatpack

### DESCRIPTION:

The IDT70261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70261 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-

### FUNCTIONAL BLOCK DIAGRAM



#### NOTES:

1. (MASTER)  $BUSY$  is output, (SLAVE)  $BUSY$  is input
2.  $BUSY$  and  $\bar{I}NT$  outputs are non-tri-stated push-pull

COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

©1993 Integrated Device Technology, Inc.

6.15

DSC1002/1  
1



## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL INTEGRATED DEVICE

Inputs <sup>(1)</sup>						Outputs		Mode
$\overline{CE}$	R/W	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O8-15	I/O0-7	
H	X	X	X	X	H	High-Z	High-Z	Deselected Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected Power Down
L	L	X	L	H	H	DATAIN	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATAIN	Write to Lower Byte Only
L	L	X	L	L	H	DATAIN	DATAIN	Write to Both Bytes
L	H	L	L	H	H	DATAOUT	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATAOUT	Read Lower Byte Only
L	H	L	L	L	H	DATAOUT	DATAOUT	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE:

3039 tbl 02

1  $\overline{A0L}$  —  $\overline{A13L}$ ,  $\overline{A0R}$  —  $\overline{A13R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
$\overline{CE}$	R/W	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O8-15	I/O0-7	
H	H	L	X	X	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
X	H	L	H	H	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
H	$\overline{\text{X}}$	X	X	X	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
X	$\overline{\text{X}}$	X	H	H	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

3039 tbl 03

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	°C
$T_{BIAS}$	Temperature Under Bias	-55 to +125	°C
$T_{STG}$	Storage Temperature	-55 to +125	°C
$I_{OUT}$	DC Output Current	50	mA

3039 tbl 04

- NOTE:
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
  - $V_{TERM}$  must not exceed  $V_{CC} + 0.5V$ .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	$V_{CC}$
Commercial	0°C to +70°C	0V	5.0V ± 10%

3039 tbl 05

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	—	6.0 <sup>(2)</sup>	V
$V_{IL}$	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

NOTE:

3039 tbl 06

- $V_{IL} \geq -3.0V$  for pulse width less than 20ns
- $V_{TERM}$  must not exceed  $V_{CC} + 0.3V$ .

## CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	11	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	11	pF

NOTE:

3039 tbl 07

- This parameter is determined by device characterization but is not production tested

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (V<sub>CC</sub> = 5.0V ± 10%)

## INTEGRATED DEVICE

Symbol	Parameter	Test Conditions	IDT70261S		IDT70261L		Unit
			Min.	Max.	Min.	Max.	
I <sub>IL</sub>	Input Leakage Current <sup>(5)</sup>	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V to V <sub>CC</sub>	—	10	—	5	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = 0V to V <sub>CC</sub>	—	10	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA	—	0.4	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA	2.4	—	2.4	—	V

3039 tbi 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (V<sub>CC</sub> = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version		70261X25		70261X35		Unit
					Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ , Outputs Open $SEM \geq V_{IH}$ $f = f_{MAX}$ <sup>(3)</sup>	COM'L	S L	170 170	430 370	160 160	410 350	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $SEM_R = SEM_L \geq V_{IH}$ $f = f_{MAX}$ <sup>(3)</sup>	COM'L	S L	25 25	85 60	20 20	85 60	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L$ or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}$ <sup>(3)</sup> $SEM_R = SEM_L \geq V_{IH}$	COM'L	S L	105 105	300 265	95 95	290 255	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0$ <sup>(4)</sup> $SEM_R = SEM_L \geq V_{CC} - 0.2V$	COM'L	S L	1.0 0.2	18 6	1.0 0.2	18 6	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE}_L$ or $\overline{CE}_R \geq V_{CC} - 0.2V$ $SEM_R = SEM_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}$ <sup>(3)</sup>	COM'L	S L	100 100	275 230	90 95	265 215	mA

## NOTES:

1 X in part numbers indicates power rating (S or L)

2 V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C3 At f = f<sub>MAX</sub>, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / t<sub>RC</sub>, and using "AC Test Conditions" of input levels of GND to 3V

4 f = 0 means no address or control lines change

3039 tbi 09

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (V<sub>CC</sub> = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version		70261X45		70261X55		Unit
					Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ , Outputs Open $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}$ <sup>(3)</sup>	COM'L	S L	155 155	410 350	150 150	400 340	mA
I <sub>SB1</sub>	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}$ <sup>(3)</sup>	COM'L	S L	16 16	85 60	13 13	85 60	mA
I <sub>SB2</sub>	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L$ or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}$ <sup>(3)</sup> $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	COM'L	S L	90 90	290 250	85 85	290 250	mA
I <sub>SB3</sub>	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0$ <sup>(4)</sup> $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L	S L	10 0.2	18 6	10 0.2	18 6	mA
I <sub>SB4</sub>	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE}_L$ or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \leq V_{CC} - 265$ $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}$ <sup>(3)</sup>	COM'L	S L	85 85	265 215	90 80	265 215	mA

NOTES:

1 X in part numbers indicates power rating (S or L)

2 V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C

3 At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t<sub>RC</sub>, and using "AC Test Conditions" of input levels of GND to 3V

4 f = 0 means no address or control lines change

3039 10/10


IDT70261S/L  
HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT

COMMERCIAL TEMPERATURE RANGES

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

3039 tbl 12



3039 drw 04

Figure 1. Output Load  
(5pF for tLZ, tHZ, tWZ, tOW)  
\* Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

Symbol	Parameter	IDT7025X25		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	—	25	—	35	ns
tABE	Byte Enable Access Time <sup>(3)</sup>	—	25	—	35	ns
tAOE	Output Enable Access Time	—	13	—	20	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	—	3	—	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	—	15	—	15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	12	—	15	—	ns
tSAA	Semaphore Address Access Time	—	30	—	40	ns

Symbol	Parameter	IDT70261X45		IDT70261X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	45	—	55	—	ns
tAA	Address Access Time	—	45	—	55	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	—	45	—	55	ns
tABE	Byte Enable Access Time <sup>(3)</sup>	—	45	—	55	ns
tAOE	Output Enable Access Time	—	25	—	30	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time <sup>(1, 2)</sup>	3	—	3	—	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	—	20	—	25	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	15	—	15	—	ns
tSAA	Semaphore Address Access Time	—	50	—	60	ns

### NOTES:

1. Transition is measured  $\pm 500$ mV from low or high impedance voltage with load (Figures 1 and 2)

2. This parameter is guaranteed but not tested.

3. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB}$  or  $\overline{LB} = L$ ,  $\overline{SEM} = H$


4. X in part numbers indicates power rating (S or L).

3039 tbl 13

IDT70261S/L  
HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM WITH INTERRUPT

COMMERCIAL TEMPERATURE RANGES

### WAVEFORM OF READ CYCLES<sup>(5)</sup>




3039 drw 05

#### NOTES:

- 1 Timing depends on which signal is asserted last,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$ , or  $\overline{UB}$
- 2 Timing depends on which signal is de-asserted first,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$ , or  $\overline{UB}$
- 3  $t_{BDD}$  delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations  
 $\overline{BUSY}$  has no relation to valid output data.
- 4 Start of valid data depends on which timing becomes effective last,  $t_{ABE}$ ,  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$  or  $t_{BDD}$
- 5  $\overline{SEM} = H$

### TIMING OF POWER-UP POWER-DOWN



3039 drw 06

AC ELECTRICAL CHARACTERISTICS OVER THE  
OPERATING TEMPERATURE AND SUPPLY VOLTAGE <sup>(5)</sup>

## INTEGRATED DEVICE

Symbol	Parameter	IDT70261X25		IDT70261X35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	25	—	35	—	ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	20	—	30	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	ns
tAS	Address Set-up Time <sup>(3)</sup>	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	25	—	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	—	15	—	15	ns
tDH	Data Hold Time <sup>(4)</sup>	0	—	0	—	ns
twZ	Write Enable to Output in High-Z <sup>(1, 2)</sup>	—	15	—	15	ns
tOW	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	ns

		IDT70261X45		IDT70261X55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE						
tWC	Write Cycle Time	45	—	55	—	ns
tEW	Chip Enable to End-of-Write <sup>(3)</sup>	40	—	45	—	ns
tAW	Address Valid to End-of-Write	40	—	45	—	ns
tAS	Address Set-up Time <sup>(3)</sup>	0	—	0	—	ns
tWP	Write Pulse Width	35	—	40	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End-of-Write	25	—	30	—	ns
tHZ	Output High-Z Time <sup>(1, 2)</sup>	—	20	—	25	ns
tOH	Data Hold Time <sup>(4)</sup>	0	—	0	—	ns
twZ	Write Enable to Output in High-Z <sup>(1, 2)</sup>	—	20	—	25	ns
tOW	Output Active from End-of-Write <sup>(1, 2, 4)</sup>	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	ns


## NOTES:

- 1 Transition is measured  $\pm 500\text{mV}$  from low or high impedance voltage with load (Figures 1 and 2).
- 2 This parameter is guaranteed but not tested.
- 3 To access RAM,  $\overline{\text{CE}} = \text{L}$ ,  $\overline{\text{UB}}$  or  $\overline{\text{LB}} = \text{L}$ ,  $\overline{\text{SEM}} = \text{H}$ . To access semaphore,  $\overline{\text{CE}} = \text{H}$  and  $\overline{\text{SEM}} = \text{L}$ . Either condition must be valid for the entire tEW time.
- 4 The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 5 X in part numbers indicates power rating (S or L).

3039 IBI 14




# **TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING<sup>(1,3,5,8)</sup>**



3039 drw 07


# **TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING<sup>(1,3,5,8)</sup>**



3039 drw 08

## **NOTES:**

1. R/W or CE or  $\overline{UB}$  &  $\overline{LB}$  must be high during all address transitions
2. A write occurs during the overlap ( $t_{EW}$  or  $t_{WP}$ ) of a low  $\overline{UB}$  or  $\overline{LB}$  and a low  $\overline{CE}$  and a low R/W for memory array writing cycle
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or R/W (or SEM or R/W) going high to the end of write cycle
4. During this period, the I/O pins are in the output state and input signals must not be applied
5. If the  $\overline{CE}$  or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state
6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ , R/W or byte control
7. Timing depends on which enable signal is de-asserted first,  $\overline{CE}$ , R/W or byte control
8. If  $\overline{CE}$  is low during R/W controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WZ} + t_{OW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{CE}$  is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>

3039 drw 09

## NOTE:

1.  $\overline{CE} = H$  or  $\overline{UB} \& \overline{LB} = H$  for the duration of the above timing (both write and read cycle)

## INTEGRATED DEVICE

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION<sup>(1,3,4)</sup>

3039 drw 10

## NOTES:

1.  $DOR = DOL = L$ ,  $\overline{CE_R} = \overline{CE_L} = H$ , or both  $\overline{UB} \& \overline{LB} = H$ , Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start
2. "A" may be either left or right port "B" is the opposite port from "A"
3. This parameter is measured from  $R/\overline{W}_A$  or  $\overline{SEM}_A$  going high to  $R/\overline{W}_B$  or  $\overline{SEM}_B$  going high.
4. If  $t_{SPS}$  is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

**AC ELECTRICAL CHARACTERISTICS OVER THE  
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>**

**INTEGRATED DEVICE**

		IDT70261X25		IDT70261X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
BUSY TIMING (M/ $\overline{S}$ = H)						
tBAA	BUSY Access Time from Address Match	—	25	—	35	ns
tBDA	BUSY Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	BUSY Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	—	Note 3	—	Note 3	ns
BUSY TIMING (M/ $\overline{S}$ = L)						
tWB	BUSY Input to Write <sup>(4)</sup>	0	—	0	—	ns
tWH	Write Hold After BUSY <sup>(5)</sup>	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay <sup>(1)</sup>	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	35	—	45	ns

Symbol	Parameter	IDT70261X45		IDT70261X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/ $\overline{S}$ = H)						
tBAA	BUSY Access Time from Address Match	—	35	—	45	ns
tBDA	BUSY Disable Time from Address Not Matched	—	30	—	40	ns
tBAC	BUSY Access Time from Chip Enable LOW	—	30	—	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	—	25	—	35	ns
tAPS	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	—	Note 3	—	Note 3	ns
BUSY TIMING (M/ $\overline{S}$ = L)						
tWB	BUSY Input to Write <sup>(4)</sup>	0	—	0	—	ns
tWH	Write Hold After BUSY <sup>(5)</sup>	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay <sup>(1)</sup>	—	70	—	80	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	55	—	65	ns


**NOTES:**

- 1 Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)"
- 2 To ensure that the earlier of the two ports wins
- 3 tBDD is a calculated parameter and is the greater of 0, tWDD - tWP (actual) or tDDD - tDW (actual)
- 4 To ensure that the write cycle is inhibited during contention
- 5 To ensure that a write cycle is completed after contention
- 6 "x" is part numbers indicates power rating (S or L)

3039 tbl 15

TIMING WAVEFORM OF READ WITH  $BUSY^{(2)}$  ( $M/\bar{S} = H$ )


## INTEGRATED DEVICE



## NOTES:

- 1 To ensure that the earlier of the two ports wins
- 2  $\overline{CE_L} = \overline{CE_R} = L$
- 3  $\overline{OE} = L$  for the reading port


3039 drw 11

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY<sup>(1,2)</sup> ( $M/\bar{S} = L$ )

## NOTES:


- 1  $BUSY$  input equals H for the writing port
- 2  $\overline{CE_L} = \overline{CE_R} = L$

3039 drw 12


TIMING WAVEFORM OF SLAVE WRITE ( $M/\bar{S} = L$ )

3039 drw 13

## WAVEFORM OF $\overline{\text{BUSY}}$ ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING<sup>(1)</sup> ( $\text{M}/\overline{\text{S}} = \text{H}$ )



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup> ( $\text{M}/\overline{\text{S}} = \text{H}$ )



### NOTES:

- 1 All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2 If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

Symbol	Parameter	IDT7025X25		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	30	ns
tINR	Interrupt Reset Time	—	20	—	30	ns
Symbol	Parameter	IDT7025X45		IDT7025X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	35	—	40	ns
tINR	Interrupt Reset Time	—	35	—	40	ns


### NOTE:

- 1 "x" in part numbers indicates power rating (S or L)


2683 tbl 16

## WAVEFORM OF INTERRUPT TIMING<sup>(1)</sup>

## INTEGRATED DEVICE



3039 drw 16



3039 drw 17

### NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A"
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first

## TRUTH TABLES

### TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

Left Port					Right Port					Function
R/W <sub>L</sub>	CE <sub>L</sub>	OE <sub>L</sub>	A0 <sub>L</sub> -A12 <sub>L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	OE <sub>R</sub>	A0 <sub>R</sub> -A12 <sub>R</sub>	INT <sub>R</sub>	
L	L	X	3FFF	X	X	X	X	X	L <sup>(2)</sup>	Set Right INT <sub>R</sub> Flag
X	X	X	X	X	X	L	L	3FFF	H <sup>(3)</sup>	Reset Right INT <sub>R</sub> Flag
X	X	X	X	L <sup>(3)</sup>	L	L	X	3FFE	X	Set Left INT <sub>L</sub> Flag
X	L	L	3FFE	H <sup>(2)</sup>	X	X	X	X	X	Reset Left INT <sub>L</sub> Flag

### NOTES:

1. Assumes BUSY<sub>L</sub> = BUSY<sub>R</sub> = H
2. If BUSY<sub>L</sub> = L, then no change.
3. If BUSY<sub>R</sub> = L, then no change.

2683 tbl 17

TRUTH TABLE II — ADDRESS BUSY  
ARBITRATION

## INTEGRATED DEVICE

Inputs			Outputs		Function
$\overline{CE}_L$	$\overline{CE}_R$	A0L-A13L A0R-A13R	BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

## NOTES:

2683 tbl 18

- 1 Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70261 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2 L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
- 3 Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE<sup>(1)</sup>

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

## NOTE:

2683 tbl 19

- 1 This table denotes a sequence of events for only one of the eight semaphores on the IDT70261.

## FUNCTIONAL DESCRIPTION

The IDT70261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70261 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{INT}_R$ ) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{INT}_R$ ), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and

3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.


The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/Spin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal opera-

tion can be programmed by tying the **BUSY** pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70261 RAM the busy pin is an output if the part is used as a master ( $M/\bar{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\bar{S}$  pin = L) as shown in Figure 3.



3039 drw 18

Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70261 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the  $R/\bar{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT70261 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the sema-

phore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\bar{CE}$ , the Dual-Port RAM enable, and  $\bar{SEM}$ , the semaphore enable. The  $\bar{CE}$  and  $\bar{SEM}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where  $\bar{CE}$  and  $\bar{SEM}$  are both high.

Systems which can best use the IDT70261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once



the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D0 is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a sema-




Figure 4. IDT70261 Semaphore Logic

3039 dnr 19

aphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section

of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be as-

signed different meanings on different sides rather than being given a common meaning as was shown in the example above.


Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

## ORDERING INFORMATION

## INTEGRATED DEVICE



3039 drw 20