


# M28F512

# 512 Kbit (64Kb x8, Bulk) Flash Memory

- 5V ±10% SUPPLY VOLTAGE
- 12V PROGRAMMING VOLTAGE
- FASTACCESS TIME: 90ns
- BYTE PROGRAMING TIME: 10µs typical
- ELECTRICAL CHIP ERASE in 1s RANGE
- LOW POWER CONSUMPTION - Stand-by Current: 5µA typical
- 10,000 ERASE/PROGRAM CYCLES
- INTEGRATED ERASE/PROGRAM-STOP TIMER
- 20 YEARS DATA RETENTION - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code: 02h




#### Figure 1. Logic Diagram

## DESCRIPTION

The M28F512 Flash memory is a non-volatile memory that may be erased electrically at the chip level and programmed by byte. It is organised as 64 Kbytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The device is offered in PDIP32 and PLCC32 packages.

#### Table 1. Signal Names

A0-A15	Address Inputs	
DQ0-DQ7	Data Inputs / Outputs	
Ē	Chip Enable	
G	Output Enable	
W	Write Enable	
V <sub>PP</sub>	Program Supply	
Vcc	Supply Voltage	
V <sub>SS</sub>	Ground	



A0       12       21       ] DQ7         DQ0       13       20       ] DQ6         DQ1       14       19       ] DQ5         DQ2       15       18       ] DQ4         VSS       16       17       ] DQ3	VPP [ 1 NC [ 2 A15 [ 3 A12 [ 4 A7 [ 5 A6 [ 6 A5 [ 7 A4 [ 8 A3 [ 9 A2 [ 10 A1 [ 11	M28F512	32
A5       7       26       A9         A4       8       M28F512       25       A11         A3       9       24       G         A2       10       23       A10         A1       11       22       E         A0       12       21       DQ7         DQ0       13       20       DQ5         DQ2       15       18       DQ4			Г
A4       8       M28F512       25       A11         A3       9       24       10       24       10         A2       10       23       A10       A10       A1       11       22       10         A1       11       22       10			27 🛛 A8
A3       9       M28F512       24       G         A2       10       23       A10         A1       11       22       E         A0       12       21       DQ7         DQ0       13       20       DQ6         DQ1       14       19       DQ5         DQ2       15       18       DQ4			26 🛛 A9
A3       9       24       G         A2       10       23       A10         A1       11       22       Ē         A0       12       21       J DQ7         DQ0       13       20       J DQ6         DQ1       14       19       J DQ5         DQ2       15       18       J DQ4	A4 🕻 8	M28E512	25 🛛 A11
A1 [ 11 22 ] Ē A0 [ 12 21 ] DQ7 DQ0 [ 13 20 ] DQ6 DQ1 [ 14 19 ] DQ5 DQ2 [ 15 18 ] DQ4	A3 🛾 9		24 🛛 🖸
A0       12       21       DQ7         DQ0       13       20       DQ6         DQ1       14       19       DQ5         DQ2       15       18       DQ4	A2 🚺 10		23 🛛 A10
DQ0 13 20 DQ6 DQ1 14 19 DQ5 DQ2 15 18 DQ4	A1 🚺 11		22 <b>]</b> Ē
DQ1 14 19 DQ5 DQ2 15 18 DQ4	A0 🚺 12		21 🛛 DQ7
DQ2 15 18 DQ4	DQ0 🕻 13		20 🛛 DQ6
	DQ1 🚺 14		19 🛛 DQ5
V <sub>SS</sub> <b>[</b> 16 17 <b>]</b> DQ3	DQ2 🚺 15		18 🛛 DQ4
	V <sub>SS</sub> [ 16		17 🛛 DQ3

Figure 2A. DIP Pin Connections

Warning: NC = Not Con

Table 2.	Absolute	Maximum	Ratings
----------	----------	---------	---------

M28F512 24 3 23 A10 22 E 21 DQ7 20 DQ6 19 DQ5 18 DQ4 17 DQ3 Al00549	A: A2 A1 DQ(		17 17 17 17 17 17 17 17 17 17 17 17 17 1	25 1900	A111 G A10 E DQ
nnected	Warning: N	C = Not Co	onnected		
Maximum Ratings					
Parameter			Value		U
Ambient Operating Temperature <sup>(4)</sup>			10 to 125		c

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature <sup>(4)</sup>	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	–65 to 150	°C
V <sub>IO</sub> <sup>(2, 3)</sup>	V <sub>IO</sub> <sup>(2, 3)</sup> Input or Output Voltages           V <sub>CC</sub> Supply Voltage		V
V <sub>CC</sub>			V
V <sub>(A9, RP)</sub> <sup>(2)</sup>	A9, RP Voltage	-0.6 to 13.5	V
Vpp <sup>(2)</sup>	Program Supply Voltage, during Erase or Programming	-0.6 to 14	V

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Minimum Voltage may undershoot to -2V during transition and for less than 20ns.
 Maximum Voltage may overshoot to 7V during transition and for less than 20ns.


4. Depends on range.

#### **DEVICE OPERATION**

The M28F512 Flash memory employs a technology similar to a 512Kb EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on the voltage applied to the VPP, program voltage, input. When VPP is less than or equal to 6.5V, the command register is disabled and M28F512 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby). When VPP is raised to 12V the command regsiter is enabled and this provides, in addition, Erase and Program operations.

2/20

**Figure 2B. LCC Pin Connections** 



#### Table 3. Operations <sup>(1)</sup>

	V <sub>PP</sub>	Operation	Ē	G	W	A9	DQ0 - DQ7
Read Only	V <sub>PPL</sub>	Read	VIL	VIL	V <sub>IH</sub>	A9	Data Output
		Output Disable	VIL	Vih	Vih	Х	Hi-Z
		Standby	Vih	Х	Х	Х	Hi-Z
		Electronic Signature	VIL	VIL	Vih	VID	Codes
Read/Write <sup>(2)</sup>	Vpph	Read	VIL	VIL	Vih	A9	Data Output
		Write	VIL	Vih	VIL Pulse	A9	Data Input
		Output Disable	VIL	Vih	Vih	Х	Hi-Z
		Standby	VIH	Х	Х	Х	Hi-Z

Notes: 1. X = VIL or VIH

2. Refer also to the Command Table

#### Table 4. Electronic Signature

Identifier	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	V <sub>IL</sub>	0	0	1	0	0	0	0	0	20h
Device Code	VIH	0	0	0	0	0	1	1	1	02h

#### READ ONLY MODES, $V_{PP} \leq 6.5 V$

For all Read Only Modes, except Standby Mode, the Write Enable input  $\overline{W}$  should be High. In the Standby Mode this input is don't care.

**Read Mode**. The M28F512 has two enable inputs,  $\overline{E}$  and  $\overline{G}$ , both of which must be Low in order to output data from the memory. The Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data on to the output, independant of the device selection.

**Standby Mode.** In the Standby Mode the maximum supply current is reduced to  $100\mu$ A. The device is placed in the Standby Mode by applying a High to the Chip Enable ( $\overline{E}$ ) input. When in the StandbyMode the outputs are in a high impedance state, independent of the Output Enable ( $\overline{G}$ ) input.

**Output Disable Mode**. When the Output Enable  $(\overline{G})$  is High the outputs are in a high impedance state.

**Electronic Signature Mode.** This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equip-

ment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11.5V to 13V) is applied to address line A9 with  $\vec{E}$  and  $\vec{G}$  Low. With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code. All other address lines should be maintained Low while reading the codes. The electronic signature may also be accessed in Read/Write modes.

#### READ/WRITE MODES, 11.4V $\leq V_{PP} \leq 12.6V$

When V<sub>PP</sub> is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one

Command	Cycles		1st Cycle			2nd Cycle	
Command	Oycies	Operation	A0-A16	DQ0-DQ7	Operation	A0-A16	DQ0-DQ7
Read	1	Write	Х	00h			
Electronic	2	Write	х	90h	Read	00000h	20h
Signature		while A	3011	Read	00001h	02h	
Setup Erase/	2	Write	Х	20h			
Erase					Write	Х	20h
Erase Verify	2	Write	A0-A16	0A0h	Read	Х	Data Output
Setup Program/	2	Write	Х	40h			
Program	2				Write	A0-A16	Data Input
Program Verify	2	Write	Х	0C0h	Read	Х	Data Output
Reset	2	Write	Х	0FFh	Write	Х	0FFh

Table 5	. Comma	nds <sup>(1)</sup>
---------	---------	--------------------

**Note:** 1.  $X = V_{IL}$  or  $V_{IH}$ 

#### READ/WRITE MODES (cont'd)

cycle and followed by a read cycle to output the manufacturer or device codes.

Awrite to the command register is made by bringing  $\overline{W}$  Low while  $\overline{E}$  is Low. The falling edge of  $\overline{W}$  latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output.

The supply voltage V<sub>CC</sub> and the program voltage V<sub>PP</sub> can be applied in any order. When the device is powered up or when V<sub>PP</sub> is  $\leq$  6.5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may choose to provide a constant high V<sub>PP</sub> and use the register commands for all operations, or to switch the V<sub>PP</sub> from low to high only when needing to erase or program the memory. All command register access is inhibited when V<sub>CC</sub> falls below the Erase/Write Lockout Voltage (V<sub>LKO</sub>) of 2.5V.

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated.

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

**Read Mode.** The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory. The memory remains in the Read Mode until a new command is written to the command register.

**Electronic Signature Mode.** In order to select the correct erase and programming algorithms for onboard programming, the manufacturerand devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 00000h or 00001h, output the manufacturer or device type




#### Table 6. AC Measurement Conditions


Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0.45V to 2.4V
Input and Output Timing Ref. Voltages	0.8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven.

#### Figure 3. AC Testing Input Output Waveforms



#### Figure 4. AC Testing Load Circuit



#### Table 7. Capacitance<sup>(1)</sup> ( $T_A = 25 \text{ °C}, f = 1 \text{ MHz}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: 1. Sampled only, not 100% test.ed

codes. The command is terminated by writing another valid command to the command register (for example Reset).

**Erase and Erase Verify Modes.** The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh. The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of  $\overline{W}$  during this second cycle. Erase is followed by an Erase Verify which reads an addressed byte.

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying

the address of the byte to be verified. The rising edge of  $\overline{W}$  during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied; reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid

#### Table 8. DC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±10	μΑ
Icc	Supply Current (Read)	$\overline{E} = V_{IL}$ , f = 6MHz		30	mA
lasi	Supply Current (Standby) TTL	Ē = V <sub>IH</sub>		1	mA
I <sub>CC1</sub>	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μA
I <sub>CC2</sub> <sup>(1)</sup>	Supply Current (Programming)	During Programming		10	mA
I <sub>CC3</sub> <sup>(1)</sup>	Supply Current (Program Verify)	During Verify		10	mA
I <sub>CC4</sub> <sup>(1)</sup>	Supply Current (Erase)	During Erasure		10	mA
$I_{CC5}$ <sup>(1)</sup>	Supply Current (Erase Verify)	During Erase Verify		10	mA
I <sub>LPP</sub>	Program Leakage Current	$V_{PP} \leq V_{CC}$		±10	μΑ
I <sub>PP</sub>	Program Current (Read or	$V_{PP} > V_{CC}$		200	μΑ
IPP	Standby)	$V_{PP} \leq V_{CC}$		±10	μΑ
I <sub>PP1</sub> <sup>(1)</sup>	Program Current (Programming)	$V_{PP} = V_{PPH}$ , During Programming		15	mA
I <sub>PP2</sub> <sup>(1)</sup>	Program Current (Program Verify)	$V_{PP} = V_{PPH}$ , During Verify		5	mA
I <sub>PP3</sub> <sup>(1)</sup>	Program Current (Erase)	$V_{PP} = V_{PPH}$ , During Erase		15	mA
I <sub>PP4</sub> <sup>(1)</sup>	Program Current (Erase Verify)	$V_{PP} = V_{PPH}$ , During Erase Verify		5	mA
VIL	Input Low Voltage		-0.5	0.8	V
VIH	Input High Voltage TTL		2	V <sub>CC</sub> + 0.5	V
VП	Input High Voltage CMOS		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5.8mA (grade 1)		0.45	V
VOL	Output Low Voltage	$I_{OL} = 2.1 \text{mA} \text{ (grade 6)}$		0.45	V
	Output High Voltage CMOS	I <sub>OH</sub> = −100μA	4.1		V
V <sub>OH</sub>	Culput high voltage on oo	I <sub>OH</sub> = -2.5mA	0.85 V <sub>CC</sub>		V
	Output High Voltage TTL	I <sub>OH</sub> = -2.5mA	2.4		V
V <sub>PPL</sub>	Program Voltage (Read Operations)		0	6.5	V
V <sub>PPH</sub>	Program Voltage (Read/Write Operations)		11.4	12.6	V
V <sub>ID</sub>	A9 Voltage (Electronic Signature)		11.5	13	V
I <sub>ID</sub> <sup>(1)</sup>	A9 Current (Electronic Signature)	$A9 = V_{ID}$		200	μΑ
V <sub>LKO</sub>	Supply Voltage, Erase/Program Lock-out		2.5		V

57

Note: 1. Not 100% tested. Characterisation Data available.

### Table 9A. Read Only Mode AC Characteristics

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; 0V \le V_{PP} \le 6.5V)$ 

			Test Condition	M28F512						
Symbol	Alt	Parameter		-90 Standard Interface		-10 Standard Interface		-12 Standard Interface		Unit
Symbol			rest condition							
				Min	Max	Min	Max	Min	Мах	
t <sub>WHGL</sub>		Write Enable High to Output Enable Low		6		6		6		μs
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	90		100		120		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		90		100		120	ns
$t_{ELQX}$ <sup>(1)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		0		ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		90		100		120	ns
t <sub>GLQX</sub> <sup>(1)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		0		ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		45		50	ns
t <sub>EHQZ</sub> <sup>(1)</sup>		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	45	0	45	0	55	ns
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. Sampled only, not 100% tested

 Table 9B.
 Read Only Mode AC Characteristics


  $(T_A = 0 \text{ to } 70 \ ^\circ\text{C}, -40 \text{ to } 85 \ ^\circ\text{C} \text{ or } -40 \text{ to } 125 \ ^\circ\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; 0V \le V_{PP} \le 6.5V)$ 

					M28	F512		
Symbol	Alt	Parameter	Test Condition	-15 Standard Interface		-20 Standard Interface		Unit
Symbol	AIL	Farameter	rest condition					
				Min	Мах	Min	Max	
t <sub>WHGL</sub>		Write Enable High to Output Enable Low		6		6		μs
tavav	t <sub>RC</sub>	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	150		200		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		150		200	ns
t <sub>ELQX</sub> <sup>(1)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	0		0		ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns
t <sub>GLQX</sub> <sup>(1)</sup>	toLZ	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	0		0		ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		55		60	ns
t <sub>EHQZ</sub> <sup>(1)</sup>		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	60	ns
t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	35	0	40	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$	0		0		ns


Note: 1. Sampled only, not 100% tested














Figure 7. Electronic Signature Command Waveforms

command to the command register (for example Program or Reset).

**Program and Program Verify Modes.** The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of  $\overline{W}$  during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written. Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of W during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

**Reset Mode.** This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFh two times to

# Table 10A. Read/Write Mode AC Characteristics, $\overline{W}$ and $\overline{E}$ Controlled $(T_A = 0 \text{ to } 70 \ ^{\circ}\text{C}, -40 \text{ to } 85 \ ^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \ ^{\circ}\text{C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%)$

					M28	F512			
Symbol	Alt	Parameter	-9	90	-1	0	-1	12	Unit
Symbol	Alt			Standard Interface		Standard Interface		dard rface	
			Min	Max	Min	Мах	Min	Max	
t <sub>VPHEL</sub>	t <sub>VPHEL</sub> V <sub>PP</sub> High to Chip Enable Low		1		1		1		μs
t <sub>VPHWL</sub>		V <sub>PP</sub> High to Write Enable Low			1		1		μs
t <sub>WHWH3</sub>	t <sub>WC</sub>	Write Cycle Time	90		100		120		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	0		0		0		ns
t <sub>AVEL</sub>		Address Valid to Chip Enable Low	0		0		0		ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Transition	40		40		60		ns
t <sub>ELAX</sub>		Chip Enable Low to Address Transition	60		60		80		ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	15		15		20		ns
t <sub>WLEL</sub>		Write Enable Low to Chip Enable Low	0		0		0		ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	0		0		0		μs
t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	0		0		0		μs
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High	40		40		50		ns
t <sub>DVEH</sub>		Input Valid to Chip Enable High	35		40		50		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High (Write Pulse)	40		40		60		ns
t <sub>ELEH</sub>		Chip Enable Low to Chip Enable High (Write Pulse)	45		45		70		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	10		10		10		ns
t <sub>EHDX</sub>		Chip Enable High to Input Transition	10		10		10		ns
t <sub>WHWH1</sub>		Duration of Program Operation	9.5		9.5		9.5		μs
t <sub>EHEH1</sub>		Duration of Program Operation	9.5		9.5		9.5		μs
t <sub>WHWH2</sub>		Duration of Erase Operation	9.5		9.5		9.5		ms
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		0		ns
tенwн		Chip Enable High to Write Enable High	0		0		0		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	20		20		20		ns
t <sub>EHEL</sub>		Chip Enable High to Chip Enable Low	20		20		20		ns
t <sub>WHGL</sub>		Write Enable High to Output Enable Low	6		6		6		μs
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	6		6		6		μs
t <sub>AVQV</sub>	t <sub>ACC</sub>	Addess Valid to data Output		90		100		120	ns
t <sub>ELQX</sub> <sup>(1)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		0		ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid		90		100		120	ns
t <sub>GLQX</sub> <sup>(1)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	0		0		0		ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid		35		45		50	ns
t <sub>EHQZ</sub> <sup>(1)</sup>		Chip Enable High to Output Hi-Z		40		40		50	ns
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z		30		30		30	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	0		0		0		ns

57

Note: 1. Sampled only, not 100% tested

Table 10B. Read/Write Mode AC Characteristics, $\overline{W}$ and $\overline{E}$ Controlled	
---	--

 $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%)$ 

				M28	F512			
Symbol	Alt	Parameter	-15		-2	20	Unit	
Symbol	AII	Farameter		Standard Interface		Standard Interface		
			Min	Max	Min	Max		
t <sub>VPHEL</sub>		V <sub>PP</sub> High to Chip Enable Low	1		1		μs	
t <sub>VPHWL</sub>		VPP High to Write Enable Low	1		1		μs	
t <sub>WHWH3</sub>	t <sub>WC</sub>	Write Cycle Time	150		200		ns	
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	0		0		ns	
t <sub>AVEL</sub>		Address Valid to Chip Enable Low	0		0		ns	
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Transition	60		75		ns	
t <sub>ELAX</sub>		Chip Enable Low to Address Transition	80		80		ns	
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	20		20		ns	
t <sub>WLEL</sub>		Write Enable Low to Chip Enable Low	0		0		ns	
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	0		0		μs	
t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	0		0		μs	
tovwн	t <sub>DS</sub>	Input Valid to Write Enable High	50		50		ns	
t <sub>DVEH</sub>		Input Valid to Chip Enable High	50		50		ns	
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High (Write Pulse)	60		60		ns	
t <sub>ELEH</sub>		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns	
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	10		10		ns	
t <sub>EHDX</sub>		Chip Enable High to Input Transition	10		10		ns	
t <sub>WHWH1</sub>		Duration of Program Operation	9.5		9.5		μs	
t <sub>EHEH1</sub>		Duration of Program Operation	9.5		9.5		μs	
t <sub>WHWH2</sub>		Duration of Erase Operation	9.5		9.5		ms	
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		ns	
tенwн		Chip Enable High to Write Enable High	0		0		ns	
t <sub>WHWL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	20		20		ns	
t <sub>EHEL</sub>		Chip Enable High to Chip Enable Low	20		20		ns	
twhgl		Write Enable High to Output Enable Low	6		6		μs	
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	6		6		μs	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Addess Valid to data Output		150		200	ns	
t <sub>ELQX</sub> <sup>(1)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		ns	
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid		150		200	ns	
t <sub>GLQX</sub> <sup>(1)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	0		0		ns	
t <sub>GLQV</sub>	toe	Output Enable Low to Output Valid		55		60	ns	
t <sub>EHQZ</sub> <sup>(1)</sup>		Chip Enable High to Output Hi-Z		55		60	ns	
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z		35		40	ns	
t <sub>AXQX</sub>	toH	Address Transition to Output Transition	0		0		ns	

Note: 1. Sampled only, not 100% tested

\_\_\_\_\_




Figure 8. Erase Set-up and Erase Verify Commands Waveforms, W Controlled




Figure 9. Erase Set-up and Erase Verify Commands Waveforms, E Controlled





Figure 10. Program Set-up and Program Verify Commands Waveforms, W Controlled









Figure 12. Erasing Flowchart

the command register. The command should be followed by writing a valid command to the the command register (for example Read).

### PRESTO F ERASE ALGORITHM

The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way. The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the Figure 13. Programming Flowchart




address of the last byte checked is stored and a new Erase operation performed. Erase Verify then continues from the address of the stored location.

### PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.



#### **ORDERING INFORMATION SCHEME**




For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.



Symb		mm		inches				
C J IIIS	Тур	Min	Max	Тур	Min	Max		
А		-	5.08		_	0.200		
A1		0.38	-		0.015	-		
A2		3.56	4.06		0.140	0.160		
В		0.38	0.51		0.015	0.020		
B1	1.52	-	-	0.060	-	-		
С		0.20	0.30		0.008	0.012		
D		41.78	42.04		1.645	1.655		
D2	38.10	-	-	1.500	_	-		
E	15.24	-	_	0.600	_	-		
E1		13.59	13.84		0.535	0.545		
e1	2.54	-	-	0.100	-	-		
eA	15.24	-	-	0.600	_	-		
eB		15.24	17.78		0.600	0.700		
L		3.18	3.43		0.125	0.135		
S		1.78	2.03		0.070	0.080		
α		0°	10°		0°	10°		






Drawing is not to scale

Symb		mm		inches					
Syllib	Тур	Min	Max	Тур	Min	Мах			
А		2.54	3.56		0.100	0.140			
A1		1.52	2.41		0.060	0.095			
A2		-	0.38		_	0.015			
В		0.33	0.53		0.013	0.021			
B1		0.66	0.81		0.026	0.032			
D		12.32	12.57		0.485	0.495			
D1		11.35	11.56		0.447	0.455			
D2		9.91	10.92		0.390	0.430			
E		14.86	15.11		0.585	0.595			
E1		13.89	14.10		0.547	0.555			
E2		12.45	13.46		0.490	0.530			
е	1.27	-	-	0.050	-	_			
F		0.00	0.25		0.000	0.010			
R	0.89	-	_	0.035	_	-			
Ν		32			32				
Nd		7		7					
Ne		9		9					
CP			0.10			0.004			

## PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 1996 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.