



CYPRESS
SEMICONDUCTOR

CY7C277
CY7C279

Reprogrammable 32K x 8 Registered PROM


Features

- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
 - 30 ns (7C277) and 3 ns (7C279) max. set-up
 - 15 ns (7C277) and 35 ns (7C279) clock to output
- Low power
 - 660 mW (commercial)
 - 715 mW (military)

- Programmable address latch enable input
- Programmable synchronous or asynchronous output enable (7C277)
- On-chip edge-triggered output registers (7C277)
- Optional registered/latched address inputs (7C279)
- EPROM technology, 100% programmable
- Slim 300-mil, 28-pin plastic or hermetic DIP

- 5V ± 10% V_{CC}, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2000V static discharge


Logic Block Diagram




C277-1

Pin Configurations

DIP/Flatpack
Top View




DIP
Top View



C277-2


C277-5

LCC/PLCC (Opaque Only)
Top View



C277-3

LCC/PLCC (Opaque Only)
Top View



C277-4

Selection Guides

	7C277-30	7C279-35	7C277-40	7C279-45	7C277-50	7C279-55
Maximum Access Time (ns)		35		45		55
Maximum Setup Time (ns)	30		40		50	
Maximum Clock to Output (ns)	15		20		25	
Maximum Operating Current (mA)	Com'l Military	120 130	120 130	120 130	120 130	120 130
Maximum Standby Current (mA)	Com'l Military		30 40		30 40	

Functional Description

The CY7C277 and the CY7C279 are high-performance 32K word by 8-bit CMOS PROMs. When deselected, the 7C279 automatically powers down into a low-power standby mode. The 7C277 and the 7C279 both are packaged in the slim 28-pin 300-mil package. The ceramic package may be equipped with an erasure window; when exposed to UV light, the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide algorithms.

The CY7C277 and the CY7C279 offer the advantages of low power, superior performance, and high programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be 100% tested, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.

On the 7C277, the outputs are pipelined through a master-slave register. On the rising edge of CP, data is loaded into the 8-bit edge triggered output register. The E/E_S input provides a programmable bit to select between asynchronous and synchro-

nous operation. The default condition is asynchronous. When the asynchronous mode is selected, the E/E_S pin operates as an asynchronous output enable. If the synchronous mode is selected, the E/E_S pin is sampled on the rising edge of CP to enable and disable the outputs. The 7C277 also provides a programmable bit to enable the Address Latch input. If this bit is not programmed, the device will ignore the ALE pin and the address will enter the device asynchronously. If the ALE function is selected, the address enters the PROM while the ALE pin is active, and is captured when ALE is deasserted. The user may define the polarity of the ALE signal, with the default being active HIGH.

On the 7C279, address registers are provided to easily interface with the Cypress 7C601 and other microprocessors that deliver addresses around a rising clock edge. A programmable bit is provided to select between latched and registered address inputs. The default is registered inputs, which will sample the address on the RISING EDGE of CP and load the address register. The latched address option will recognize any address changes while the ALE pin is active and load the address into the address latches on the deactivating edge of ALE. If the latched address option is selected, another programmable bit is provided for the user to select the polarity that will define ALE active, with the default being active HIGH.

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ±10%
Industrial ^[1]	–40°C to +85°C	5V ±10%
Military ^[2]	–55°C to +125°C	5V ±10%

Notes:

1. Contact a Cypress representative for industrial temperature range specifications.
2. T_A is the "instant on" case temperature.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)



Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential	–0.5V to +7.0V (Pin 24 to Pin 12)
DC Voltage Applied to Outputs in High Z State	–0.5V to +7.0V
DC Input Voltage	–3.0V to +7.0V
DC Program Voltage (Pins 7, 18, 20)	13.0V
UV Erasure	7258 Wsec/cm ²
Static Discharge Voltage	>2001V (per MIL-STD-883, Method 3015)
Latch-Up Current	>200 mA

Electrical Characteristics Over the Operating Range^[3, 4]

Parameters	Description	Test Conditions	7C277-30 7C279-35		7C277-40, 50 7C279-45, 55		Units	
			Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -2.0 mA	2.4		2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4	V	
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs	2.0	V _{CC}	2.0	V _{CC}	V	
V _{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs		0.8		0.8	V	
I _{IX}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC}	-10	+10	-10	+10	μA	
V _{CD}	Input Clamp Diode Voltage	V _{CC} = Max., V _{IH} = 2.0V I _{OUT} = 0 mA			Note 6			
I _{OZ}	Output Leakage Current	V _{OL} ≤ V _{OUT} ≤ V _{OH} , Output Disabled ^[5]	-40	+40	-40	+40	μA	
I _{OS}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.0V ^[6]	-20	-90	-20	-90	mA	
I _{CC}	Power Supply Current	V _{CC} = Max., CS ≥ V _{IH} I _{OUT} = 0 mA	Commercial	120	120	130	mA	
I _{SB} ^[7]	Standby Supply Current	V _{CC} = Max., CS ≥ V _{IH} I _{OUT} = 0 mA		30		30		
V _{PP}	Programming Supply Voltage			12	13	12	13	V
I _{PP}	Programming Supply Current				50		50	mA
V _{IHP}	Input HIGH Programming Voltage			3.0		3.0		V
V _{ILP}	Input LOW Programming Voltage			0.4		0.4		V

Capacitance^[4]

Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF

AC Test Loads and Waveforms^[4]


Equivalent to: THÉVENIN EQUIVALENT



C277-9

Notes:

3. See the last page of this specification for Group A subgroup testing information.
4. See "Introduction to CMOS PROMs" in this Book for general information on testing.
5. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
6. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
7. Only the CY7C279 has a standby mode.

CY7C277 Switching Characteristics Over the Operating Range^[3, 4]

Parameters	Description	7C277-30		7C277-40		7C277-50		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{AL}	Address Setup to ALE Inactive	5		10		10		ns
t _{LA}	Address Hold from ALE Inactive	10		10		15		ns
t _{LL}	ALE Pulse Width	10		10		15		ns
t _{SA}	Address Setup to Clock HIGH	30		40		50		ns
t _{HA}	Address Hold from Clock HIGH	0		0		0		ns
t _{SES}	E _S Setup to Clock HIGH	12		15		15		ns
t _{HES}	E _S Hold from Clock HIGH	5		10		10		ns
t _{CO}	Clock HIGH to Output Valid		15		20		25	ns
t _{PWC}	Clock Pulse Width	15		20		20		ns
t _{LZC} ^[8]	Output Low Z from Clock HIGH		15		20		30	ns
t _{HZC} ^[9]	Output High Z from Clock HIGH		15		20		30	ns
t _{LZE} ^[10]	Output Low Z from E LOW		15		20		30	ns
t _{HZE} ^[10]	Output High Z from E HIGH		15		20		30	ns

CY7C279 Switching Characteristics Over the Operating Range^[3, 4]

Parameters	Description	7C279-35		7C279-45		7C279-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{AA}	Address to Data Valid (Latched Mode)		35		45		55	ns
t _{CO}	Clock to Output Valid (RegisteredMode)		35		45		55	ns
t _{HZCS}	Chip Select Inactive to High Z		15		20		20	ns
t _{ACS}	Chip Select Active to Output Valid		15		20		20	ns
t _{AR}	Address Setup to Clock Rise (RegisteredMode)	3		10		10		ns
t _{RA}	Address Hold from Clock Rise (RegisteredMode)	6		10		10		ns
t _{ADH}	Data Hold from Clock Rise (RegisteredMode)	5		5		5		ns
t _{SU}	Address Setup to ALE Inactive (Latched Mode)	5		10		10		ns
t _{HD}	Address Hold from ALE Inactive (Latched Mode)	10		10		10		ns
t _{PU}	Chip Enable Active to Power Up	0		0		0		ns
t _{PD}	Chip Enable Inactive to Power Down		40		50		60	ns
t _{OH} ^[11]	Output Hold from Address Change (Latched Mode)	0		0		0		ns
t _{PWA}	ALE Pulse Width	10		20		30		ns
t _{CESC}	Chip Enable Setup to Clock Rise	10		10		10		ns
t _{CESL}	Chip Enable Setup to Latch Close	10		10		10		ns
t _{CEV}	Chip Enable to ALE Active	40		50		60		ns

Notes:

8. Applies only when the synchronous (E_S) function is used.
 9. These parameters apply to the 7C279 only.

10. Applies only when the asynchronous (E) function is used.
 11. t_{AA} and t_{OH} apply only when the latched mode is selected.


Architecture Configuration Bits

Architecture Bit	Device	Architecture Verify $D_7 - D_0$		Function
ALE	7C277	D_1	0 = DEFAULT	Input Transparent
			1 = PGMED	Input Latched
ALE	7C279	D_1	0 = DEFAULT	Input Registered
			1 = PGMED	Input Latched
ALEP	7C277	D_2	0 = DEFAULT	ALE = Active HIGH
			1 = PGMED	ALE = Active LOW
ALEP	7C279	D_2	0 = DEFAULT	ALE = Active HIGH
			1 = PGMED	ALE = Active LOW
\bar{E}/\bar{E}_S	7C277	D_0	0 = DEFAULT	Asynchronous Output Enable (\bar{E})
			1 = PGMED	Synchronous Output Enable (\bar{E}_S)

Bit Map

Programmer Address (Hex.)	RAM Data
0000	Data
.	.
7FFF	Data
8000	Control Byte


Architecture Byte (8000)

 $D_7 \quad D_0$
 $C_7 \ C_6 \ C_5 \ C_4 \ C_3 \ C_2 \ C_1 \ C_0$
Timing Diagram CY7C277 (Input Latched)^[12]



C277-10

Notes:


12. ALE is shown with positive polarity.

Timing Diagram CY7C277 (Input Transparent)


C277-11

Timing Diagram CY7C279 (Registered)^[12]


C277-12

Timing Diagram CY7C279 (ALE)


C277-13

Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please


see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

Mode		Pin Function ^[13]				
		A ₁₄ – A ₀	\overline{E} , \overline{E}_S , or \overline{CE}	CP or CS	ALE or CP, ALE	O ₇ – O ₀
		A ₁₄ – A ₀	V _{FY}	PGM	V _{PP}	D ₇ – D ₀
Read		A ₁₄ – A ₀	V _{IL}	V _{IH}	V _{IL}	O ₇ – O ₀
Output Disable		A ₁₄ – A ₀	V _{IH}	X	X	High Z
Program		A ₁₄ – A ₀	V _{IHP}	V _{ILP}	V _{PP}	D ₇ – D ₀
Program Verify		A ₁₄ – A ₀	V _{ILP}	V _{IHP} /V _{ILP}	V _{PP}	O ₇ – O ₀
Program Inhibit		A ₁₄ – A ₀	V _{IHP}	V _{IHP}	V _{PP}	High Z
Blank Check		A ₁₄ – A ₀	V _{ILP}	V _{IHP} /V _{ILP}	V _{PP}	O ₇ – O ₀








Notes:

13. X = "don't care" but not to exceed V_{CC} ± 5%.



C277-14

Figure 1. Programming Pinouts

Typical DC and AC Characteristics


Ordering Information^[14]

Speed (ns)	Ordering Code	Package Type	Operating Range	Speed (ns)	Ordering Code	Package Type	Operating Range	
30	CY7C277-30DC	D22	Commercial	35	CY7C279-35DC	D22	Commercial	
	CY7C277-30JC	J65			CY7C279-35JC	J65		
	CY7C277-30PC	P21			CY7C279-35PC	P21		
	CY7C277-30WC	W22			CY7C279-35WC	W22		
40	CY7C277-40DC	D22	Commercial	45	CY7C279-45DC	D22	Commercial	
	CY7C277-30JC	J65			CY7C279-45JC	J65		
	CY7C277-30PC	P21			CY7C279-45PC	P21		
	CY7C277-40WC	W22			CY7C279-45WC	W22		
	CY7C277-40DMB	D22	Military		CY7C279-45DMB	D22	Military	
	CY7C277-40KMB	K74			CY7C279-45KMB	K74		
	CY7C277-40LMB	L55			CY7C279-45LMB	L55		
	CY7C277-40QMB	Q55			CY7C279-45QMB	Q55		
	CY7C277-40TMB	T74			CY7C279-45TMB	T74		
	CY7C277-40WMB	W22			CY7C279-45WMB	W22		
50	CY7C277-50DC	D22	Commercial	55	CY7C279-55DC	D22	Commercial	
	CY7C277-50JC	J65			CY7C279-55JC	J65		
	CY7C277-50PC	P21			CY7C279-55PC	P21		
	CY7C277-50WC	W22			CY7C279-55WC	W22		
	CY7C277-50DMB	D22	Military		CY7C279-55DMB	D22	Military	
	CY7C277-50KMB	K74			CY7C279-55KMB	K74		
	CY7C277-50LMB	L55			CY7C279-55LMB	L55		
	CY7C277-50QMB	Q55			CY7C279-55QMB	Q55		
	CY7C277-50TMB	T74			CY7C279-55TMB	T74		
	CY7C277-50WMB	W22			CY7C279-55WMB	W22		

Notes:

14. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB^[9]}	1, 2, 3

Switching Characteristics

Device	Parameters	Subgroups
7C277	t _{SA}	7, 8, 9, 10, 11
	t _{HA}	7, 8, 9, 10, 11
	t _{CO}	7, 8, 9, 10, 11
7C279	t _{AR}	7, 8, 9, 10, 11
	t _{RA}	7, 8, 9, 10, 11
	t _{DHA}	7, 8, 9, 10, 11

Document #: 38-00085-1D