32,768-word × 8-bit High Speed CMOS Static RAM

HITACHI

Rev. 2.0 July 20, 1995

The Hitachi HM62256BI is a CMOS static RAM organized 32-kword × 8-bit. It realizes higher performance and low power consumption by employing 0.8 µm Hi-CMOS process technology.

The device, packaged in thickness of 1.2 mm with 450 mil SOP (foot print pitch width), 600 mil plastic DIP, is available for high density mounting. It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems.

Features

• High speed

Fast access time: 70/85/100 ns (max)

· Low power

Standby: 1.0 µW (typ)


Operation: 25 mW (typ) (f = 1 MHz)

- · Single 5 V supply
- Completely static memory
 No clock or timing strobe required
- · Equal access and cycle times
- Common data input and output Three state output
- Directly TTL compatible All inputs and outputs
- · Capability of battery back up operation
- Operating temperature range
 - 40 °C to + 85°C

Ordering Information

Type No.	Access time	Package
HM62256BLPI-10	100 ns	600-mil 28-pin
HM62256BLPI-7SL	70 ns	plastic DIP (DP-28)
HM62256BLFPI-8T	85 ns	450-mil 28-pin
HM62256BLFPI-7SLT	70 ns	plastic SOP (FP-28DA)


Pin Arrangement



Pin Description

Symbol	Function
A0 to A14	Address input
I/O0 to I/O7	Data input/output
CS	Chip select
WE	Write enable
ŌĒ	Output enable
V _{CC}	Power supply
V _{SS}	Ground

Block Diagram



Function Table

WE	ĊS	ŌE	Mode	V _{CC} current	I/O pin	Ref. cycle
×	Н	×	Not selected	I _{SB} , I _{SB1}	High-Z	
Н	L	Н	Output disable	loc	High-Z	_
Н	L	L	Read	Icc	Dout	Read cycle (1)–(3)
L	L	Н	Write	loc	Din	Write cycle (1)
L	L	L	Write	lcc	Din	Write cycle (2)

Note: x: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage*1	V _{CC}	0.5 to +7.0	٧
Terminal voltage*1	V _T	-0.5*2 to V _{CC} + 0.3*3	٧
Power dissipation	P _T	1.0	w
Operating temperature	Topr	- 40 to + 85	°C
Storage temperature	Tstg	- 55 to + 125	°C
Storage temperature under bias	Tbias	- 40 to + 85	°C

Notes: 1. Relative to V_{SS}

2. V_T min: -3.0 V for pulse half-width ≤ 50 ns

3. Maximum voltage is 7.0 V

Recommended DC Operating Conditions ($Ta = -40 \text{ to} + 85^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
	V _{SS}	0	0	0	٧
Input high (logic 1) voltage	V _{IH}	2.4	_	V _{CC} + 0.3	٧
Input low (logic 0) voltage	VIL	-0.5 ^{*1}	_	0.6	٧

Note: 1. V_{IL} min: -3.0 V for pulse half-width ≤ 50 ns

DC Characteristics (Ta = $-40 \text{ to} + 85^{\circ}\text{C}$, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$)

Parameter		Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leaka	ge current	liul	_	_	1	μΑ	V _{SS} ≤ Vin ≤ V _{CC}
Output leal	kage current	ll _{LO} l	_	_	1	μΑ	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL},$ $V_{SS} \le V_{I/O} \le V_{CC}$
Operating population	power supply	lcc	_	6	20	mA	CS = V _{IL} , Others = V _{IH} /V _{IL} I _{I/O} = 0 mA
Average	HM62256BI-7	l _{CC1}	_	33	70	mA	Min cycle, duty = 100 %, I _{I/O} = 0 mA
operating power	HM62256BI-8	lcc1	_	29	60		CS = V _{IL} , Others = V _{IH} /V _{IL}
supply	HM62256BI-10	I _{CC1}		26	60		
current		I _{CC2}	_	5	20	mA	Cycle time = 1 μ s, $I_{I/O}$ = 0 mA \overline{CS} = V_{IL} , V_{IH} = V_{CC} , V_{IL} = 0
Standby po	ower supply	I _{SB}	_	0.3	3	mA	CS = V _{IH}
current		I _{SB1}	_	0.2	100	μA	Vin ≥ 0 V,
		•	_	0.2*2	50*2	_	<u>CS</u> ≥ V _{CC} - 0.2 V,
Output low	voltage	VOL	_	_	0.4	٧	I _{OL} = 2.1 mA
Output high	h voltage	V _{OH}	2.4	_	_	٧	I _{OH} = -1.0 mA

Notes: 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $Ta = +25^{\circ}\text{C}$ and not guaranteed.

2. This characteristics is guaranteed only for L-SL version.

Capacitance ($Ta = 25^{\circ}C$, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_		8	pF	Vin = 0 V
Input/output capacitance*1	C _{VO}		_	10	ρF	V _{I/O} = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -40 to +85°C, $V_{CC} = 5$ V $\pm 10\%$, unless otherwise noted.)

Test Conditions

• Input pulse levels: 0.6 V to 2.4 V

• Input and output timing reference level: 1.5 V

• Input rise and fall times: 5 ns

• Output load: 1 TTL Gate + C_L (100 pF) (Including scope & jig)


Read Cycle

		HM62256BI							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	70	_	85	_	100	_	ns	
Address access time	t _{AA}	_	70	_	85		100	ns	
Chip select access time	t _{ACS}		70	_	85		100	ns	
Output enable to output valid	t _{OE}		40		45	_	50	ns	
Chip selection to output in low-Z	t _{CLZ}	10		10	_	10		ns	2
Output enable to output in low-Z	toLZ	5		5	_	5		ns	2
Chip deselection in to output in high-Z	t _{CHZ}	0	25	0	30	0	35	ns	1, 2
Output disable to output in high-Z	tонz	0	25	0	30	0	35	ns	1, 2
Output hold from address change	tон	5		5	_	10	_	ns	


Notes: 1. t_{CHZ} and t_{OHZ} defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100 % tested.


Read Timing Waveform (1) $(\overline{WE} = V_{IH})$



Read Timing Waveform (2) $(\overline{WE} = V_{IH}, \overline{CS} = V_{IL}, \overline{OE} = V_{IL})$



Read Timing Waveform (3) $(\overline{WE} = V_{IH}, \overline{OE} = V_{IL})^{*1}$




Write Cycle


		HM62256BI							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	twc	70	_	85		100	_	ns	
Chip selection to end of write	tcw	60	_	75	_	80	_	ns	4
Address setup time	tas	0	_	0	_	0		ns	5
Address valid to end of write	t _{AW}	60	_	75	_	80	_	ns	
Write pulse width	t _{WP}	50	_	55	_	60	_	ns	3, 8
Write recovery time	t _{WR}	0	_	0	_	0	_	ns	6
WE to output in high-Z	twnz	0	25	0	30	0	35	ns	1, 2, 7
Data to write time overlap	t _{DW}	30	_	35		40	_	ns	
Data hold from write time	t _{DH}	0		0		0	_	ns	
Output active from end of write	tow	5	_	5	_	5	_	ns	2
Output disable to output in high-Z	tонz	0	25	0	30	0	35	ns	1, 2, 7

- Notes: 1. toHz and twHz are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 - 2. This parameter is sampled and not 100% tested.
 - 3. A write occurs during the overlap(t_{WP}) of a low \overline{\overline{\sigma}} S and a low \overline{\overline{\sigma}} E. A write begins at the later transition of \overline{\sigma} S going low or \overline{\overline{\sigma}} E going low. A write ends at the earlier transition of \overline{\sigma} S going high or \overline{\overline{\sigma}} E going high. two is measured from the beginning of write to the end of write.
 - 4. t_{CW} is measured from CS going low to the end of write.
 - 5. t_{AS} is measured from the address valid to the beginning of write.
 - 6. twn is measured from the earlier of WE or CS going high to the end of write cycle.
 - During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
 - In the write cycle with OE low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention, t_{WP} ≥ t_{WHZ} max + t_{DW} min.

Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fixed)



Low V_{CC} Data Retention Characteristics (Ta = $-40 \text{ to} + 85^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions*4
V _{CC} for data retention	V _{DR}	2.0	_	5.5	٧	<u>CS</u> ≥ V _{CC} -0.2 V, Vin ≥ 0 V
Data retention current	ICCDR	_	0.05	50	μA	V _{CC} = 3.0 V, Vin ≥ 0 V
		_	0.05	15 ^{*2}		$\overline{\text{CS}} \ge V_{\text{CC}} - 0.2 \text{ V},$
Chip deselect to data retention time	t _{CDR}	0	_		ns	See retention waveform
Operation recovery time	t _R	t _{RC} *3	_		ns	_

Notes: 1. Typical values are at V_{CC} = 3.0 V, Ta = 25°C and not guaranteed.

- 2. This characteristics guaranteed for only L-SL version.
- t_{RC} = read cycle time. (The transient time from V_{DR} to operating voltage must be more than 50 ms. When this transient time is less than 50 ms, t_R must be 50 ms or more.)
- 4. \overline{CS} controls address buffer, \overline{WE} buffer, \overline{OE} buffer, and Din buffer. If \overline{CS} controls data retention mode, other input levels (address, \overline{WE} , \overline{OE} , I/O) can be in the high impedance state.

Low V_{CC} Data Retention Timing Waveform ($\overline{\text{CS}}$ Controlled)

