

64K x 8 Bit

# 3.3 Volt, Byte Alterable E<sup>2</sup>PROM

### **FEATURES**

512K

- Low V<sub>CC</sub> Operation: V<sub>CC</sub> = 3.3V ±10%
- Access Time: 150ns
- Simple Byte and Page Write
  - -Self-Timed
    - -No Erase Before Write
    - -No Complex Programming Algorithms
    - -No Overerase Problem
- Low Power CMOS:
  - —Active: 25mA
- —Standby: 150μA
- Software Data Protection
  - Protects Data Against System Level Inadvertant Writes
- High Speed Page Write Capability
- Highly Reliable Direct Write™ Cell
  - -Endurance: 10,000 Write Cycles
  - —Data Retention: 100 Years
- Early End of Write Detection
  - —DATA Polling
  - —Toggle Bit Polling

**PIN CONFIGURATIONS** 

- Two PLCC and LCC Pinouts
  - -X28LC512
    - -X28LC010 E<sup>2</sup>PROM Pin Compatible
  - -X28LC513
    - —Compatible with Lower Density E<sup>2</sup>PROMs

#### **DESCRIPTION**

The X28LC512/513 is a low-power 64K x 8 E<sup>2</sup>PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. The X28LC512/513 features the JEDEC approved pinout for bytewide memories, compatible with industry standard EPROMS.

The X28LC512/513 supports a 128-byte page write operation, effectively providing a  $39\mu$ s/byte write cycle and enabling the entire memory to be written in less than 2.5 seconds. The X28LC512/513 also features  $\overline{DATA}$  Polling and Toggle Bit Polling, system software support schemes used to indicate the early completion of a write cycle. In addition, the X28LC512/513 supports the Software Data Protection option.

3005 ILL F22.2

#### PLASTIC DIP **TSOP** \_\_ OE 40 ⊐ v<sub>cc</sub> NC 🗆 32 $\bigcirc$ A<sub>9</sub> ⊏ 39 □ A<sub>10</sub> □ CE A<sub>8</sub> ⊏ 31 □ WE 38 37 □ I/O<sub>7</sub> A<sub>13</sub> A<sub>15</sub>[ 30 ☐ NC \_\_\_ I/O<sub>6</sub> 5 36 A<sub>14</sub> $\Box$ □ A<sub>14</sub> 29 35 □ I/O<sub>5</sub> □ I/O<sub>4</sub> □ A<sub>13</sub> NC \_ 28 NC \_ 8 33 □ I/O<sub>3</sub> 27 $\square$ $A_8$ $A_6 \square$ - NC 32 □ NC 31 V<sub>CC</sub> □ 10 A<sub>5</sub> [ 26 $\square A_9$ X28LC512 30 ⊐ Vss 25 $\Box A_{11}$ NC \_ 29 — NČ X28LC512 □ Œ NC $\sqsubset$ 13 28 \_\_ NC 24 ⊐ I/O<sub>2</sub> NC 14 27 ☐ A<sub>10</sub> $A_2 \square$ 10 A<sub>15</sub> $\square$ 15 26 □ I/O<sub>1</sub> 11 22 □ CE 25 $= 1/O_0$ A<sub>12</sub> $\square$ □ A<sub>0</sub> A<sub>7</sub> 🖂 24 A<sub>0</sub> 🔲 12 21 **1**/0<sub>7</sub> A<sub>6</sub> $\square$ 18 23 \_\_\_ A₁ 20 🗀 1/06 13 22 A<sub>5</sub> ⊏ 19 $\Box$ $A_2$

20

1

**PLCC** 유 의 이 이 이 29:: 27 26 X28LC512 OE ...10 23 111 ...12 A<sub>0</sub> ک 15 16 17 18 19 20 /01 /02 /03 /03 /04 /05 3005 ILL F03 **PLCC** 32 31 29: 28: A<sub>5</sub> 27 ... 8 26: X28LC513 25: OE 24: ::10 23: NC I/O-::13 15 16 17 18 19 20

19 I/O<sub>5</sub>

18 I/0<sub>4</sub>

⊐ I/O₂

3005 ILL F02.1

1/01 4

1/0<sub>2</sub> 15

' 0 0 0 0 3005 ILL F04.1

#### **PIN DESCRIPTIONS**

# Addresses (A<sub>0</sub>-A<sub>15</sub>)

The Address inputs select an 8-bit memory location during a read or write operation.

### Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When  $\overline{\text{CE}}$  is HIGH, power consumption is reduced.

# Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

# Data In/Data Out (I/O<sub>0</sub>-I/O<sub>7</sub>)

Data is written to or read from the X28LC512/513 through the I/O pins.

# Write Enable (WE)


The Write Enable input controls the writing of data to the X28LC512/513.

#### **PIN NAMES**

Symbol	Description
A <sub>0</sub> -A <sub>15</sub>	Address Inputs
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Input/Output
WE	Write Enable
CE	Chip Enable
ŌĒ	Output Enable
V <sub>CC</sub>	3.3V ± 10%
V <sub>SS</sub>	Ground
NC	No Connect

3005 PGM T01

### **FUNCTIONAL DIAGRAM**



#### **DEVICE OPERATION**

#### Read

Read operations are initiated by both  $\overline{OE}$  and  $\overline{CE}$  LOW. The read operation is terminated by either  $\overline{CE}$  or  $\overline{OE}$  returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either  $\overline{OE}$  or  $\overline{CE}$  is HIGH.

### Write

Write operations are initiated when both  $\overline{CE}$  and  $\overline{WE}$  are LOW and  $\overline{OE}$  is HIGH. The X28LC512/513 supports both a  $\overline{CE}$  and  $\overline{WE}$  controlled write cycle. That is, the address is latched by the falling edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. Similarly, the data is latched internally by the rising edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5ms.

### **Page Write Operation**

The page write feature of the X28LC512/513 allows the entire memory to be written in 2.5 seconds. Page write allows two to one hundred twenty-eight bytes of data to be consecutively written to the X28LC512/513 prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address (A<sub>7</sub> through A<sub>15</sub>) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.


The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to one hundred twenty-seven bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the  $\overline{WE}$  HIGH to LOW transition, must begin within 100 $\mu s$  of the falling edge of the preceding  $\overline{WE}$ . If a subsequent  $\overline{WE}$  HIGH to LOW transition is not detected within 100 $\mu s$ , the internal automatic programming cycle will commence. There is no page write window limitation.

Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of  $100\mu s$ .

### **Write Operation Status Bits**

The X28LC512/513 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1. Status Bit Assignment



# DATA Polling (I/O<sub>7</sub>)

The X28LC512/513 features  $\overline{DATA}$  Polling as a method to indicate to the host system that the byte write or page write cycle has completed.  $\overline{DATA}$  Polling allows a simple bit test operation to determine the status of the X28LC512/513, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O<sub>7</sub> (i.e. write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O<sub>7</sub> will reflect true data.

### Toggle Bit (I/O<sub>6</sub>)

The X28LC512/513 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle, I/O $_6$  will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

DATA Polling I/O<sub>7</sub>

Figure 2a. DATA Polling Bus Sequence





Figure 2b. DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28LC512/513. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

The Toggle Bit I/O<sub>6</sub>
Figure 3a. Toggle Bit Bus Sequence





Figure 3b. Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement  $\overline{DATA}$  Polling. This can be especially helpful in an array comprised of multiple X28LC512/513 memories that is frequently updated. Toggle Bit Polling can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for polling the Toggle Bit.

#### HARDWARE DATA PROTECTION

The X28LC512/513 provides three hardware features that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse typically less than 10ns will not initiate a write cycle.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity. Write cycle timing specifications must be observed concurrently.

#### SOFTWARE DATA PROTECTION

The X28LC512/513 offers a software controlled data protection feature. The X28LC512/513 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once  $V_{CC}$  was stable.

The X28LC512/513 can be automatically protected during power-up and power-down without the need for

external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28LC512/513 is also protected from inadvertent and accidental writes in the powered-up state. That is, the software algorithm must be issued prior to writing additional data to the device. Note: The data in the three-byte enable sequence is not written to the memory array.

#### SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to one hundred twenty-eight bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.



### **Software Data Protection**

Figure 4a. Timing Sequence—Software Data Protect Enable Sequence followed by Byte or Page Write





Figure 4b. Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the X28LC512/513 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28LC512/513 will be write protected during power-down and after any subsequent power-up. The state of  $A_{15}$  while executing the algorithm is don't care.

Note: Once initiated, the sequence of write operations should not be interrupted.

# **Resetting Software Data Protection**

Figure 5a. Reset Software Data Protection Timing Sequence





Figure 5b. Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E $^2$ PROM programmer, the following six step algorithm will reset the internal protection circuit. After t $_{WC}$ , the X28LC512/513 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

#### SYSTEM CONSIDERATIONS

Because the X28LC512/513 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.


To gain the most benefit it is recommended that  $\overline{CE}$  be decoded from the address bus and be used as the primary device selection input. Both  $\overline{OE}$  and  $\overline{WE}$  would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28LC512/513 has two power modes, standby and active, proper decoupling of the memory


array is of prime concern. Enabling  $\overline{CE}$  will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a  $0.1\mu F$  high frequency ceramic capacitor be used between  $V_{CC}$  and  $V_{SS}$  at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a  $4.7\mu F$  electrolytic bulk capacitor be placed between  $V_{CC}$  and  $V_{SS}$  for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.


### **Active Supply Current vs. Ambient Temperature**



# Standby Supply Current vs. Ambient Temperature



I<sub>CC</sub> (RD) by Temperature over Frequency



#### **ABSOLUTE MAXIMUM RATINGS\***

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMEND OPERATING CONDITIONS

Temperature	emperature Min.			
Commercial	0°C	+70°C		
Industrial	−40°C	+85°C		

	3005	PGM	TO
--	------	-----	----

Supply Voltage		Limits
X28LC512/513		3.3V ±10%

3005 PGM T03.1

### **D.C. OPERATING CHARACTERISTICS** (Over recommended operating conditions, unless otherwise specified.)

		Lin	Limits		
Symbol	Parameter	Min.	Min. Max. U		Test Conditions
Icc	V <sub>CC</sub> Current (Active) (CMOS Inputs)		25	mA	$\overline{\text{CE}} = \overline{\text{OE}} = \text{V}_{\text{IL}}, \ \overline{\text{WE}} = \text{V}_{\text{IH}},$ All I/O's = Open, Address Inputs = $0.1 \text{xV}_{\text{CC}}/0.9 \text{xV}_{\text{CC}}$ Levels @ f = 5MHz
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby) (CMOS Inputs)		150	μА	$\overline{OE} = V_{IL}, \overline{CE} = V_{CC} - 0.3V$ All I/O's = Open, Other Inputs = $V_{IH}$
I <sub>LI</sub>	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current		10	μΑ	$V_{OUT} = V_{SS}$ to $V_{CC}$ , $\overline{CE} = V_{CC}$
V <sub>IL</sub> (1)	Input LOW Voltage	-1	0.6	V	
V <sub>IH</sub> (1)	Input HIGH Voltage	2	$V_{CC} + 0.5$	V	
V <sub>OL</sub>	Output LOW Voltage		0.4	V	I <sub>OL</sub> = 1mA
V <sub>OH</sub>	Output HIGH Voltage	2.4		V	$I_{OH} = -200\mu A$

Notes: (1)  $V_{IL}$  min. and  $V_{IH}$  max. are for reference only and are not tested.

3005 PGM T04.2

#### **POWER-UP TIMING**

Symbol	Parameter	Max.	Units
t <sub>PUR</sub> (2)	Power-up to Read Operation	100	μs
t <sub>PUW</sub> (2)	Power-up to Write Operation	5	ms

3005 PGM T05

# **CAPACITANCE** $T_A = +25^{\circ}C$ , f = 1MHz, $V_{CC} = 3.3V$

Symbol	Parameter	Max.	Units	Test Conditions
C <sub>I/O</sub> (2)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C <sub>IN</sub> (2)	Input Capacitance	10	pF	$V_{IN} = 0V$

3005 PGM T06.1

### **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Max.	Units
Endurance	10,000		Cycles per Byte
Data Retention	100		Years

3005 PGM T11

### **A.C. CONDITIONS OF TEST**

0V to 3V
10ns
1.5V


3856 PGM T07.1

### **MODE SELECTION**

CE	ŌĒ	WE	Mode	I/O	Power
L	L	H	Read	D <sub>OUT</sub>	Active
L	Н	L	Write	D <sub>IN</sub>	Active
Н	Х	X	Standby and	High Z	Standby
			Write Inhibit		
X	L	X	Write Inhibit	_	_
X	Х	Н	Write Inhibit	_	_


3005 PGM T08

# **EQUIVALENT A.C. LOAD CIRCUIT**



**Note:** (2) This parameter is periodically sampled and not 100% tested.

# **SYMBOL TABLE**




# **A.C. CHARACTERISTICS** (Over the recommended operating conditions, unless otherwise specified.)

# **Read Cycle Limits**

			512-15 513-15	X28LC512-20 X28LC513-20		-		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>RC</sub>	Read Cycle Time	150		200		250		ns
t <sub>CE</sub>	Chip Enable Access Time		150		200		250	ns
t <sub>AA</sub>	Address Access Time		150		200		250	ns
toE	Output Enable Access Time		80		80		80	ns
t <sub>LZ</sub> (3)	CE LOW to Active Output	0		0		0		ns
t <sub>OLZ</sub> (3)	OE LOW to Active Output	0		0		0		ns
t <sub>HZ</sub> (3)	CE HIGH to High Z Output		50		50		50	ns
t <sub>OHZ</sub> (3)	OE HIGH to High Z Output		50		50		50	ns
t <sub>OH</sub>	Output Hold from Address Change	0		0		0		ns

3005 PGM T09.2

# **Read Cycle**




Notes: (3)  $t_{LZ}$  min.,  $t_{HZ}$ ,  $t_{OLZ}$  min., and  $t_{OHZ}$  are periodically sampled and not 100% tested.  $t_{HZ}$  max. and  $t_{OHZ}$  max. are measured, with  $C_L = 5pF$  from the point when  $\overline{CE}$  or  $\overline{OE}$  return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

### WRITE CYCLE LIMITS

Symbol	Parameter	Min.	Max.	Units
t <sub>WC</sub> <sup>(4)</sup>	Write Cycle Time		5	ms
t <sub>AS</sub>	Address Setup Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>CS</sub>	Write Setup Time	0		ns
t <sub>CH</sub>	Write Hold Time	0		ns
t <sub>CW</sub>	CE Pulse Width	100		ns
toes	OE HIGH Setup Time	10		ns
t <sub>OEH</sub>	OE HIGH Hold Time	10		ns
t <sub>WP</sub>	WE Pulse Width	100		ns
t <sub>WPH</sub>	WE HIGH Recovery	100		ns
t <sub>DV</sub>	Data Valid		1	μs
t <sub>DS</sub>	Data Setup	50		ns
t <sub>DH</sub>	Data Hold	0		ns
t <sub>DW</sub>	Delay to Next Write	10		μs
t <sub>BLC</sub>	Byte Load Cycle	0.20	100	μs


3005 PGM T10.1

# WE Controlled Write Cycle




**Notes:** (4) t<sub>WC</sub> is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to complete the internal write operation.

# **CE** Controlled Write Cycle




# **Page Write Cycle**




Notes: (5) Between successive byte writes within a page write operation,  $\overline{OE}$  can be strobed LOW: e.g. this can be done with  $\overline{CE}$  and  $\overline{WE}$  HIGH to fetch data from another memory device within the system for the next write; or with  $\overline{WE}$  HIGH and  $\overline{CE}$  LOW effectively performing a polling operation.

(6) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  controlled write cycle timing.

# DATA Polling Timing Diagram(7)




# **Toggle Bit Timing Diagram**



Note: (7) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

#### PACKAGING INFORMATION

### 32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J




#### NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

3926 FHD F13

### **PACKAGING INFORMATION**

# 32-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P




#### NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

3926 FHD F25

#### **PACKAGING INFORMATION**

### 40-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) TYPE T




NOTE:

1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES IN PARENTHESES).

3926 ILL F39.2

#### ORDERING INFORMATION



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness tor any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### **US. PATENTS**

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its satety or effectiveness.