256K (32K x 8)

OTP

CMOS

EPROM

Features

- Fast Read Access Time 45 ns
- Low Power CMOS Operation
 100 μA max. Standby

100 μA max. Standby 20 mA max. Active at 5 MHz

JEDEC Standard Packages
 28-Lead 600-mil PDIP
 32-Lead PLCC

28-Lead TSOP and SOIC

- 5V ± 10% Supply
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 100 μs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C256R is a low-power, high performance 262,144 bit one-time programmable read only memory (OTP EPROM) organized 32K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption, and fast programming. Power consumption is typically only 8 mA in Active Mode and less than 10 μ A in Standby.

(continued)

Pin Configurations

Pin Name	Function
A0 - A14	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable
NC	No Connect

1		$\overline{}$	
VPP!	1	28	- VCC
A12 🗆	2	27	A14
A7 :-	3	26	A13
A6 ! !	4	25	* A8
A5	5	24	A9
A4 🗆	6	23	A11
A3	7	22	0E
A2 🗆	В	21	A10
A1 「	9	20	CE
A 0 「	10	19	07
00 1	11	18	O6
01	12	17	O5
O2 「	13	16	04
GND [14	15	. O3
	l		l

A7 VPP VCC A13
A12 NC A14

4 2 32 30
A6 5 3 1 31 29 A8
5 6 28 A9
A7 27 A11
CA2 9 25 OE
A1 10 24 A10
O1 11 12 22 O7
O2 NC O4
O1 GND O3 O5

PLCC Top View

Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.

TSOP Top View

Type 1

OE .	22		410
A9 A11	23 24	19 🗀 (07
A8 [26		05
CC A14	27 28	16 04	03
12 VPP		13 14 GND	02
A6 A7	3 4	12 01	00
A4 5	5	a 10 A0	A1
ີ A3 ົ	7 *		•••



0014G



Description (Continued)

The AT27C256R is available in a choice of industry standard JEDEC-approved one time programmable (OTP) plastic DIP, PLCC, SOIC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.


With 32K byte storage capability, the AT27C256R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C256R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
Vpp Supply Voltage with Respect to Ground2.0V to +14.0V (1)

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	ŌĒ	Ai	V _{PP}	Outputs
Read	VIL	VIL	Ai	Vcc	Dout
Output Disable	VIL	ViH	X ⁽¹⁾	Vcc	High Z
Standby	ViH	X ⁽¹⁾	x ⁽¹⁾	Vcc	High Z
Rapid Program (2)	VIL	ViH	Ai	VPP	DIN
PGM Verify (2)	X ⁽¹⁾	VIL	Ai	V_{PP}	Dout
Optional PGM Verify (2)	ViL	VIL	Ai	Vcc	Dout
PGM Inhibit (2)	ViH	ViH	X ⁽¹⁾	V _{PP}	High Z
Product Identification (4)	ViL	V _{IL}	A9 = V _H ⁽³⁾ A0 = V _{IH} or V _{IL} A1 - A14 = V _{IL}	Vcc	Identification Code

Notes: 1. X can be VIL or VIH.

- 2. Refer to Programming characteristics.
- 3. $V_H = 12.0 \pm 0.5 V$.

4. Two identifier bytes may be selected. All Ai inputs are held low (VIL), except A9 which is set to VH and A0 which is toggled low (VIL) to select the Manufacturer's Identification byte and high (VIH) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

		AT27C256R							
		-45	-55	-70	-90	-12	-15		
Operating	Com.	0°C - 70°C							
Temp. (Case)	Ind.	-40°C - 85°C							
Vcc Supply		5V ± 10%							

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
lu	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μA
lo	Output Leakage Current	Vout = 0V to Vcc		±5	μА
l _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	VPP = VCC		10	μА
Isa	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3V$		100	μА
ISB VCC Standby Current	I _{SB2} (TTL), $\overline{\text{CE}}$ = 2.0 to V _{CC} + 0.5V		1	mA	
Icc	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$ $CE = V_{IL}$		20	mA
ViL	Input Low Voltage		-0.6	0.8	٧
ViH	Input High Voltage		2.0	Vcc + 0.5	٧
VoL	Output Low Voltage	I _{OL} = 2.1 mA		0.4	٧
Vон	Output High Voltage	I _{OH} = -400 μA	2.4		٧

and removed simultaneously or after VPP.

AC Characteristics for Read Operation


			AT27C256R												
				45	-!	55		70	-!	90		12	-1	15	
Symbol	Parameter	Condition	Min	Мах	Min	Max	Units								
tacc (3)	Address to Output Delay	CE = OE = VIL		45		55		70		90		120		150	ns
tce (2)	CE to Output Delay	OE = V _{IL}	I	45		55		70		90		120		150	ns
toE (2, 3)	OE to Output Delay	CE = V _{IL}		20		25		30		30		35		40	ns
t _{DF} (4, 5)	OE or CE High to Output Float, whichev	ver occurred first		20		20		25	_	25		30		35	ns
tон	Output Hold from Address, CE or OE, whichever occurred fi	rst	7		7		7		0		0		0		ns

2, 3, 4, 5. - see AC Waveforms for Read Operation. Notes:

AT27C256R _____

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP}, 2. V_{PP} may be connected directly to V_{CC}, except during programming. The supply current would then be the sum of Icc and Ipp.

AC Waveforms for Read Operation (1)




- Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are VIL = 0.0V and VIH = 3.0V. Timing measurement reference levels for all other speed grades are Voi = 0.8V and VoH = 2.0V. Input AC drive levels are Vii = 0.45V and VIH = 2.4V.
 - 2. OE may be delayed up to tce toe after the falling edge of CE without impact on tcE.
- 3. OE may be delayed up to tACC tOE after the address is valid without impact on tacc.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.


Input Test Waveforms and Measurement Levels

Output Test Load

For -45 and -55 devices only:



For -70, -90, -12, and -15 devices:





Note:

C_L= 100 pF including jig capacitance, except for the -45 and -55 devices, where C_L= 30 pF.

Pin Capacitance (f = 1MHz, T = 25°C) (1)


	Тур	Max	Units	Conditions
Cin	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms (1)



- Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .
 - 2. toe and toep are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27C256R a 0.1 μ F capacitor is required across Vpp and ground to suppress spurious voltage transients.

DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25V$, $V_{PP} = 13.0 \pm 0.25V$

		Test	L	imits	
Symbol	Parameter	Conditions	Min	Max	Units
lu	Input Load Current	VIN = VIL, VIH		±10	μА
VIL	Input Low Level		-0.6	0.8	٧
ViH	Input High Level		2.0	V _{CC} + 1	٧
Vol	Output Low Volt.	i _{OL} = 2.1 mA		0.4	٧
Voн	Output High Volt.	lo _H = -400 μA	2.4		٧
lcc2	V _{CC} Supply Current (Program and Verify)			25	mA
IPP2	V _{PP} Current	CE = V _{IL}		25	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	٧

AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25V$, $V_{PP} = 13.0 \pm 0.25V$

Sym-	Te		Lir	nits	
bol	Parameter Co	nditions* ⁽¹⁾	Min	Max	Units
tas	Address Setup Time	,	2		μS
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μ\$
tah	Address Hold Time		0_		μs
toH	Data Hold Time		2		μs
tDFP	OE High to Out- put Float Delay (2)		0	130	ns
tvps	V _{PP} Setup Time		2		μ\$
tvcs	V _{CC} Setup Time		2		μS
tpw	CE Program Pulse Width (3)		95	105	μS
toE	Data Valid from OE (2)			150	ns
teat	Vpp Pulse Rise Time Programming	e During	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 909	%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V


- Notes: 1. VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.
 - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven - see timing diagram.
 - 3. Program Pulse width tolerance is 100 µsec ± 5%.

Atmel's 27C256R Integrated **Product Identification Code**

	Pins						Hex			
Codes	ΑO	07	O6	O 5	04	ОЗ	02	01	00	Data
Manufacturer	0	0	0	0	1	_ 1	1	1	0	1E
Device Type	1	1	0	0	0	1	1	0	0	8C

Rapid Programming Algorithm

A 100 µs $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. Vcc is raised to 6.5V and Vpp is raised to 13.0V. Each address is first programmed with one 100 µs CE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 us pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0V and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







Ordering Information

tacc	Icc (mA)		0			
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
45	20	0.1	AT27C256R-45JC AT27C256R-45PC AT27C256R-45RC AT27C256R-45TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)	
	20	0.1	AT27C256R-45JI AT27C256R-45PI AT27C256R-45RI AT27C256R-45TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)	
55	20	0.1	AT27C256R-55JC AT27C256R-55PC AT27C256R-55RC AT27C256R-55TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)	
	20	0.1	AT27C256R-55JI AT27C256R-55PI AT27C256R-55RI AT27C256R-55TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)	
70	70 20	0.1	AT27C256R-70JC AT27C256R-70PC AT27C256R-70RC AT27C256R-70TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)	
	20	0.1	AT27C256R-70JI AT27C256R-70PI AT27C256R-70RI AT27C256R-70TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)	
90	20	0.1	AT27C256R-90JC AT27C256R-90PC AT27C256R-90RC AT27C256R-90TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)	
	20	0.1	AT27C256R-90JI AT27C256R-90PI AT27C256R-90RI AT27C256R-90TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)	
120	20	0.1	AT27C256R-12JC AT27C256R-12PC AT27C256R-12RC AT27C256R-12TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)	
	20	0.1	AT27C256R-12JI AT27C256R-12PI AT27C256R-12RI AT27C256R-12TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)	

(continued)

Ordering Information (Continued)

t _{ACC} (ns)	Icc (mA)		0		
	Active	Standby	Ordering Code	Package	Operation Range
150	20	0.1	AT27C256R-15JC AT27C256R-15PC AT27C256R-15RC AT27C256R-15TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)
	20	0.1	AT27C256R-15JI AT27C256R-15PI AT27C256R-15RI AT27C256R-15TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)

Package Type					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)				
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)				
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)				
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)				

