



Integrated Device Technology, Inc.

HIGH-SPEED BiCMOS MEMORY DRIVERS

ADVANCE INFORMATION
IDT54/74FBT2240
IDT54/74FBT2240A
IDT54/74FBT2240C

FEATURES:

- IDT54/74FBT2240 equivalent to the 54/74BCT2240
- **IDT54/74FBT2240A 25% faster than the 2240**
- **IDT54/74FBT2240C 10% faster than the 2240A**
- 25Ω output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The FBT series of BiCMOS Memory Drivers is built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT2240 series are octal buffers/line drivers where each output is terminated with a 25Ω series resistor.


The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection. This higher output level in the high state will result in a significant reduction in overall system power dissipation.

FUNCTIONAL BLOCK DIAGRAM




2642 drw 01

PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW



LCC
TOP VIEW

2642 drw 02

BiCEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1990

PIN DESCRIPTION

Pin Names	Description
$\overline{OE}A, \overline{OE}B$	3-State Output Enable Inputs (Active LOW)
D0-D7	Inputs
$\overline{O}0-\overline{O}7$	Outputs

2642 tbl 01

FUNCTION TABLE⁽¹⁾


Inputs		Output
$\overline{OE}A, \overline{OE}B$	D	
L	L	H
L	H	L
H	X	Z

NOTE:

- 1 H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance

2642 tbl 02

LOGIC SYMBOL



2642 drw 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	+0.5	0.5	W
I _{OUT}	DC Output Current	120	120	mA

NOTE:

2642 tbl 03

- 1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2 Input and Vcc terminals only.
3. Outputs and I/O terminals only.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

NOTE:

2642 tbl 04

- 1 This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit	
V _{IH}	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
V _{IL}	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
I _{IH}	Input HIGH Current	V _{CC} = Max., V _I = 2.7V	—	—	10	μA	
I _{IL}	Input LOW Current	V _{CC} = Max., V _I = 0.5V	—	—	-10	μA	
I _{OZH}	High Impedance	V _{CC} = Max. V _O = 2.7V	—	—	50	μA	
I _{OZL}	Output Current		V _O = 0.5V	—	—		-50
I _I	Input HIGH Current	V _{CC} = Max., V _I = 5.5V	—	—	100	μA	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA	—	-0.7	-1.2	V	
I _{ODH}	Output Drive Current	V _{CC} = Min., V _O = 2V	-35	—	—	mA	
I _{ODL}	Output Drive Current	V _{CC} = Min., V _O = 2V	50	—	—	mA	
I _{OS}	Short Circuit Current	V _{CC} = Max., V _O = GND ⁽³⁾	-60	—	-225	mA	
V _{CH}	Output HIGH Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -1mA	2.4	3.3	—	V
V _{OL}	Output LOW Voltage		I _{OH} = -12mA	2.0	3.0	—	
			I _{OL} = 1mA	—	0.15	0.5	V
			I _{OL} = 12mA	—	0.35	0.8	
V _H	Input Hysteresis	V _{CC} = 5V	—	200	—	mV	
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}	—	0.2	1.5	mA	

NOTES:

2642 tbt 05

- 1 For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2 Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.
- 3 Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current (Inputs TTL HIGH)	VCC = Max. VIN = 3.4V ⁽³⁾		—	—	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	VCC = Max., Outputs Open $\overline{OE}A = \overline{OE}B = GND$ One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	—	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	VCC = Max., Outputs Open fi = 10MHz, 50% Duty Cycle $\overline{OE}A = \overline{OE}B = GND$ One Bit Toggling	VIN = VCC VIN = GND	—	—	4.0	mA
			VIN = 3.4V VIN = GND	—	—	5.0	
		VCC = Max., Outputs Open fi = 2.5MHz, 50% Duty Cycle $\overline{OE}A = \overline{OE}B = GND$ Eight Bits Toggling	VIN = VCC VIN = GND	—	—	6.5 ⁽⁵⁾	
			VIN = 3.4V VIN = GND	—	—	14.5 ⁽⁵⁾	

NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient, and maximum loading
- Per TTL driven input (VIN = 3.4V); all other inputs at VCC or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested
- I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (VIN = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz

2642 tbl 05

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition ⁽¹⁾	IDT54/74FBT2240				IDT54/74FBT2240A				IDT54/74FBT2240C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PLH}	Propagation Delay D _n to \overline{O}_n	CL = 50pF RL = 500Ω	1.5	5.7	—	—	—	—	—	—	—	—	—	—	ns
t _{PHL}			1.5	9.3	—	—	—	—	—	—	—	—	—	—	ns
t _{PZH}	Output Enable Time		1.5	8.7	—	—	—	—	—	—	—	—	—	—	ns
t _{PZL}		1.5	8.7	—	—	—	—	—	—	—	—	—	—	ns	
t _{PHZ}	Output Disable Time	1.5	8.7	—	—	—	—	—	—	—	—	—	—	ns	
t _{PLZ}		1.5	8.7	—	—	—	—	—	—	—	—	—	—	ns	

NOTES:


- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays.

2642 tbl 07



TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

2642 05


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES

2642 crw 05

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses Rate ≤ 1.0 MHz, $Z_0 \leq 50\Omega$, $t_F \leq 2.5$ ns, $t_R \leq 2.5$ ns

ORDERING INFORMATION



2642 drw 04