

Document Title**256Kx16 bit Low Power and Low Voltage CMOS Static RAM****Revision History**

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	July 29, 2002	Preliminary
0.1	Revised - Added Commercial product - Deleted 44-TSOP2-400R Package Type. - Added 55ns product(@ 3.0V~3.6V)	December 2, 2002	Preliminary
1.0	Finalized - Changed Icc(Operating power supply current) from 4mA to 2mA - Changed Icc1(Average operating current) from 4mA to 3mA - Changed Icc2(Average operating current) from 40mA to 25mA - Changed ISB1(Standby Current(CMOS), Commercial) from 15μA to 10μA - Changed ISB1(Standby Current(CMOS), Industrial) from 20μA to 10μA - Changed ISB1(Standby Current(CMOS), Automotive) from 30μA to 20μA - Changed IDR(Data retention current, Commercial) from 15μA to 10μA - Changed IDR(Data retention current, Industrial) from 20μA to 10μA - Changed IDR(Data retention current, Automotive) from 30μA to 20μA	August 8, 2003	Final
2.0	Revised - Changed ISB1 of Automotive product from 20μA to 30μA - Changed IDR of Automotive product from 20μA to 30μA - Added Lead Free Products	March 27, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

256Kx16 bit Low Power and Low Voltage CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 256K x16
- Power Supply Voltage: 2.7~3.6V
- Low Data Retention Voltage: 2V(Min)
- Three State Outputs
- Package Type: 44-TSOP2-400F

GENERAL DESCRIPTION

The K6X4016T3F families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature range and have 44-TSOP2 package type for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.


PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed(ns)	Power Dissipation		PKG Type
				Standby (I _{sb1} , Max)	Operating (I _{cc2} , Max)	
K6X4016T3F-B	Commercial(0~70°C)	2.7~3.6V	55 ¹⁾ /70 ²⁾ /85ns	10μA	25mA	44-TSOP2-400F
K6X4016T3F-F	Industrial(-40~85°C)			10μA		
K6X4016T3F-Q	Automotive(-40~125°C)		70 ²⁾ /85ns	30μA		

1. This parameter is measured with 30pF test load (Vcc=3.0~3.6V).


2. The parameter is measured with 30pF test load.

PIN DESCRIPTION



Name	Function	Name	Function
\overline{CS}	Chip Select Input	Vcc	Power
\overline{OE}	Output Enable Input	Vss	Ground
\overline{WE}	Write Enable Input	\overline{LB}	Lower Byte (I/O1~8)
A0~A17	Address Inputs	\overline{UB}	Upper Byte (I/O9~16)
I/O1~I/O16	Data Input/Output	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PRODUCT LIST

Commercial Products(0~70°C)		Industrial Products(-40~85°C)		Automotive Products(-40~125°C)	
Part Name	Function	Part Name	Function	Part Name	Function
K6X4016T3F-TB55 ¹⁾	44-TSOP2-F, 55ns, LL	K6X4016T3F-TF55 ¹⁾	44-TSOP2-F, 55ns, LL	K6X4016T3F-TQ70	44-TSOP2-F, 70ns, L
K6X4016T3F-TB70	44-TSOP2-F, 70ns, LL	K6X4016T3F-TF70	44-TSOP2-F, 70ns, LL	K6X4016T3F-TQ85	44-TSOP2-F, 85ns, L
K6X4016T3F-TB85	44-TSOP2-F, 85ns, LL	K6X4016T3F-TF85	44-TSOP2-F, 85ns, LL	K6X4016T3F-UQ70	44-TSOP2-F, 70ns, L, LF
K6X4016T3F-UB55 ¹⁾	44-TSOP2-F, 55ns, LL, LF	K6X4016T3F-UF55 ¹⁾	44-TSOP2-F, 55ns, LL, LF	K6X4016T3F-UQ85	44-TSOP2-F, 85ns, L, LF
K6X4016T3F-UB70	44-TSOP2-F, 70ns, LL, LF	K6X4016T3F-UF70	44-TSOP2-F, 70ns, LL, LF		
K6X4016T3F-UB85	44-TSOP2-F, 85ns, LL, LF	K6X4016T3F-UF85	44-TSOP2-F, 85ns, LL, LF		

1. Operating voltage range is 3.0~3.6V

2. LF : Lead Free Product

FUNCTIONAL DESCRIPTION

$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{LB}}$	$\overline{\text{UB}}$	I/O _{1~8}	I/O _{9~16}	Mode	Power
H	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
L	H	H	X ¹⁾	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	X ¹⁾	X ¹⁾	H	H	High-Z	High-Z	Output Disabled	Active
L	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	L	H	L	L	Dout	Dout	Word Read	Active
L	X ¹⁾	L	L	H	Din	High-Z	Lower Byte Write	Active
L	X ¹⁾	L	H	L	High-Z	Din	Upper Byte Write	Active
L	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be in low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.2 to V _{CC} +0.3(max. 3.9V)	V	-
Voltage on Vcc supply relative to Vss	V _{CC}	-0.2 to 3.9	V	-
Power Dissipation	P _D	1.0	W	-
Storage temperature	T _{STG}	-65 to 150	°C	-
Operating Temperature	T _A	0 to 70	°C	K6X4016T3F-B
		-40 to 85		K6X4016T3F-F
		-40 to 125		K6X4016T3F-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.7	3.0/3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.2 ²⁾	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

Note:

- Commercial Product: T_A=0 to 70°C, otherwise specified.
Industrial Product: T_A=-40 to 85°C, otherwise specified.
Automotive Product: T_A=-40 to 125°C, otherwise specified.
- Overshoot: V_{CC}+2.0V in case of pulse width ≤ 30ns.
- Undershoot: -2.0V in case of pulse width ≤ 30ns.
- Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input leakage current	I _{LI}	V _{IL} =V _{SS} to V _{CC}	-1	-	1	μA	
Output leakage current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA	
Operating power supply current	I _{CC}	I _{IO} =0mA, \overline{CS} =V _{IL} , V _{IN} =V _{IL} or V _{IH} , Read	-	-	2	mA	
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA \overline{CS} ≤0.2V, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	-	-	3	mA	
	I _{CC2}	Cycle time=Min ²⁾ , 100% duty, I _{IO} =0mA, \overline{CS} =V _{IL} , V _{IN} =V _{IH} or V _{IL}	-	-	25	mA	
Output low voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V	
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)	I _{SB}	\overline{CS} =V _{IH} , Other inputs=V _{IL} or V _{IH}	-	-	0.3	mA	
Standby Current(CMOS)	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, Other inputs=0~V _{CC}	K6X4016T3F-B	-	-	10	μA
		K6X4016T3F-F	-	-	10	μA	
		K6X4016T3F-Q	-	-	30	μA	


AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V

Output load(see right): $C_L=100\text{pF}+1\text{TTL}$ $C_L=30\text{pF}+1\text{TTL}$ 

1. Including scope and jig capacitance

AC CHARACTERISTICS

($V_{CC}=2.7\sim 3.6\text{V}$, Commercial product: $T_A=0$ to 70°C , Industrial product: $T_A=-40$ to 85°C , Automotive product: $T_A=-40$ to 125°C)



Parameter List		Symbol	Speed Bins						Units
			55ns ¹⁾		70ns		85ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	55	-	70	-	85	-	ns
	Address access time	t _{AA}	-	55	-	70	-	85	ns
	Chip select to output	t _{CO}	-	55	-	70	-	85	ns
	Output enable to valid output	t _{OE}	-	25	-	35	-	40	ns
	$\overline{\text{LB}}$, $\overline{\text{UB}}$ valid to data output	t _{BA}	-	25	-	35	-	40	ns
	Chip select to low-Z output	t _{LZ}	10	-	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	5	-	ns
	$\overline{\text{LB}}$, $\overline{\text{UB}}$ enable to low-Z output	t _{BLZ}	5	-	5	-	5	-	ns
	Output hold from address change	t _{OH}	10	-	10	-	10	-	ns
	Chip disable to high-Z output	t _{HZ}	0	20	0	25	0	25	ns
	$\overline{\text{OE}}$ disable to high-Z output	t _{OHZ}	0	20	0	25	0	25	ns
	$\overline{\text{LB}}$, $\overline{\text{UB}}$ disable to high-Z output	t _{BHZ}	0	20	0	25	0	25	ns
Write	Write cycle time	t _{WC}	55	-	70	-	85	-	ns
	Chip select to end of write	t _{CW}	45	-	60	-	70	-	ns
	Address set-up time	t _{AS}	0	-	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	60	-	70	-	ns
	Write pulse width	t _{WP}	40	-	55	-	60	-	ns
	Write recovery time	t _{WR}	0	-	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	25	0	25	ns
	Data to write time overlap	t _{DW}	25	-	30	-	35	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	0	-	ns
	End write to output low-Z	t _{OW}	5	-	5	-	5	-	ns
	$\overline{\text{LB}}$, $\overline{\text{UB}}$ valid to end of write	t _{BW}	45	-	60	-	70	-	ns

1. Voltage range is 3.0V~3.6V for commercial and industrial product.

DATA RETENTION CHARACTERISTICS



Item	Symbol	Test Condition	Min	Typ	Max	Unit
V _{CC} for data retention	V _{DR}	$\overline{\text{CS}} \geq V_{CC}-0.2\text{V}$	2.0	-	3.6	V
Data retention current	I _{DR}	V _{CC} =3.0V, $\overline{\text{CS}} \geq V_{CC}-0.2\text{V}$	-	-	10	μA
					10	μA
					30	μA
Data retention set-up time	t _{SDR}	See data retention waveform	0	-	-	ms
Recovery time	t _{RDR}		5	-	-	

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{WE} Controlled)TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)

TIMING WAVEFORM OF WRITE CYCLE(3) (\overline{UB} , \overline{LB} Controlled)




NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the \overline{CS} going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with \overline{CS} or \overline{WE} going high.

DATA RETENTION WAVE FORM

\overline{CS} controlled



PACKAGE DIMENSIONS

Unit: millimeter(inch)

44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)

