


# **CRT 9053 CRT 9153**

# **EVTLC Enhanced Video Terminal Logic Controller**

ΔΤΙ	

- ☐ Built-in High Frequency (4-18.7 MHz) Oscillator ☐ Built-in Video Shift Register ☐ Built-in Character Generator (128 Characters, 7x11 Dot Font) ☐ Bi-Directional Smooth Scroll Capability ☐ Visual Attributes Include Reverse Video, Intensity Control, Underline, and Character Blank and Blink ☐ Separate HSYNC, VSYNC and VIDEO Outputs ☐ Composite Sync (RS170 Compatible) Output ☐ Absolute (RAM address) Cursor Addressing ☐ MASK Programmable Video Parameters: Dots Per Character Block (8-9) Raster Scans Per Data Row (11-13) Characters Per Data Row (32, 48, 64, 80) Data Rows Per Page (8, 10, 12, 16, 20, 24 or 25) Horizontal Blanking (8-64 Characters) Horizontal Sync Front Porch (0-7 Characters) Horizontal Sync Duration (1-64 Characters) Horizontal Sync Polarity Two Values of Vertical Blanking Two Values of Vertical Sync Front Porch (0-63 Scan Two Values of Vertical Sync Duration (1-16 Scan Lines) Vertical Sync Polarity
- Internal 128 Character 7x11 Dot Font Character/Cursor Underline Position Character/Cursor Blink Rate Scan Row and Column for Thin Graphics Entity Segments Scan Rows and Columns for Wide Graphics Entity Elements
- ☐ Software Enabled Non-Scrolling 25th Data Row Available with 25 Data Row/Page Display
- □ Non-Interlace Display Format

# PIN CONFIGURATION



	Embedded Attribute or Tag Bit Attribute Capability
	Separate Display Memory Bus Eliminates Contention
- 1	Problems
	Fill (Erase) Screen Capability

Standard 8-bit Data Bus Microprocessor Interface ☐ Wide Graphics with Six Independently Addressable

Segments Per Character Space

☐ Thin Graphics with Four Independently Addressable Segments Per Character Space

☐ Single +5V Supply

☐ COPLAMOS® n-Channel Silicon Gate Technology

☐ TTL Compatible

# **GENERAL DESCRIPTION**

The CRT 9053 EVTLC and CRT 9153 EVTLC are mask programmable 40 pin COPLAMOS® n-channel MOS/LSI Video Display Controller Chips that combine video timing, video attributes, alphanumeric and graphics generation, smooth scroll and screen buffer interface functions.

The EVTLC incorporates many of the features (previously requiring a number of external components) required in building a low cost yet versatile display interface. An internal mask programmable 128 character font provides for a full ASCII character set. Wide graphics allow plotting and graphing capabilities while thin graphics and visual attributes can make the display of forms straight-forward.

Two pinout configurations enhance the versatility of the EVTLC. The CRT 9053 controls data flow over the processor system data bus through separate read (RD) and write


\*Z80 is a registered trademark of Zilog Corporation.

Z8 is a trademark of Zilog Corporation.

(WR) strobes for use with the 8085, 8051, Z80®, 8086, and similar microprocessors or microcomputers. The CRT 9153 regulates the data flow with a data strobe (DS) and read/ write (R/W) enable signals for use with the 6500, Z8™, 68000 and similar microprocessors or microcomputers.

The EVTLC provides two independent data buses; one bus that interfaces to the processor and one that interfaces to the display memory. Data is transferred to the display memory from the processor through the EVTLC eliminating contention problems and the need for a separate row buffer.

The EVTLC has an internal crystal oscillator requiring only an external crystal to operate. Masked constants for critical video timing simplify programming, operation and improve reliability. A separate non-scrolling status line (enabled or disabled by the processor) is available for displaying system status.



# **DESCRIPTION OF PIN FUNCTIONS**

PIN NO.	SYMBOL	I/O	NAME	DESCRIPTION
3-1, 40-33	DA10-0	0	Display Address	11 bit address bus to display memory
4	GND		Ground	Ground Connection
5,6	XTAL2,1	l	Crystal 2,1	External Crystal An external TTL level clock may be used to drive XTAL1 (in which case XTAL2 is left floating).
7	VIDEO	0	Video Output	This output is a digital TTL waveform used to develop the VIDEO and composite VIDEO signals to the monitor. The polarity of this signal is: HIGH = BLACK LOW = WHITE
8	INTOUT	0	Intensity Output	This pin is the intensity level modification attribute bit (synchronized with the video data output).
9	DWR	0	Display Write	Write strobe to display memory
17-10	DD7-0	I/O	Display Data	8-bit bidirectional data bus to display memory
18	HSYNC	0	Horizontal Sync	Horizontal sync signal to monitor
19	VSYNC	0	Vertical Sync	Vertical sync signal to monitor
20	CSYNC	0	Composite Sync	This output is used to generate an RS170 compatible composite VIDEO signal for output to a composite VIDEO monitor.
21	V <sub>cc</sub>		Power	5.0 V power connection
			CRT	9053
22	WR	1	Write Strobe	Causes data on the microprocessor data bus to be strobed into the EVTLC
23	RD	I	Read Strobe	Causes data from the EVTLC to be strobed onto the microprocessor data bus
			CRT	9153
22	R/W	_	Read/Write Select	Determines whether the processor is reading data from or writing data into the EVTLC (high for read, low for write)
23	DS	ı	Data Strobe	Causes data to be strobed into or out of the EVTLC from the microprocessor data bus depending on the state of the R/W signal
24	A/D	ı	Register Select	The state of this input pin will determine whether the data is being read from, or written to, the address or status register, or a data register.
32-25	DB7-0	I/O	Processor Data Bus	8-bit bi-directional processor data bus

# **DESCRIPTION OF OPERATION**

# THE EVTLC INTERNAL REGISTERS **CRT 9053**

Addressing of the internal EVTLC data registers of the CRT 9053 is accomplished through the use of the A/ $\overline{D}$  select input qualified by the RD and  $\overline{WR}$  strobes.

$A/\overline{D}$	$\overline{RD}$	WR	REGISTER OPERATION
0	1	0	WRITE TO DATA REGISTER
0	0	1	READ DATA REGISTER
1	1	0	WRITE TO ADDRESS REGISTER
1	0	1	READ STATUS REGISTER

#### **CRT9153**

Addressing of the internal EVTLC data registers of the CRT 9153 is accomplished through use of the A/D and R/ W select inputs qualified by the DS strobe.

$A/\overline{D}$	DS	$R/\overline{W}$	REGISTER OPERATION
0	0	0	WRITE TO DATA REGISTER
0	0	1	READ DATA REGISTER
1	0	0	WRITE TO ADDRESS REGISTER
1	0	1	READ STATUS REGISTER

The contents of the eight processor programmable registers located in the upper left hand side of the Functional Block Diagram of figure 1 indicate the memory locations from which screen data is to be fetched and displayed as well as the selected modes of display operation. These registers are addressed indirectly via the Address Register.

To access one of the eight eight-bit registers, the processor must first load the Address Register with the threebit address of the selected data register. The next read or write to a data register will then cause the data register pointed to by the Address Register to be accessed. The Line A/D controls whether writing is occurring to the Address Register or to a data register. When a read operation is performed, A/D controls access to either the Status Register or to the data register selected by the Address Register.

# **REGISTER DESCRIPTION ADDRESS REGISTER**

Writing a byte to the ADDRESS register will select the specified register for the next time the processor writes to or reads the EVTLC data registers. The data register addresses are as follows:

			ADD	RESS				TYPE	REGISTER
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
X	X	X	X	0	1	1	0	Write	CHIP RESET
X	X	X	X	1	0	0	0	Write	TOSADD
X	X	X	X	1	Ó	0	1	Write	CURLO
X	X	X	X	1	Ó	1	0	Write	CURHI
x	X	X	×	1	ō	1	1	Write	FILADD
X	X	X	X	1	1	0	0	Write	ATTDAT
x	x	X	X	1	1	ō	1	RD/WR	CHARACTER
X	X	X	X	1	1	1	0	Write	MODE1 REGISTER
×	x	X	×	1	1	1	1	Write	MODE 2 REGISTER

(X = don't care) NOTE: Chip Reset is required before starting operation.

#### STATUS REGISTER

When reading the STATUS register, the DONE bit (DB7 of STATUS Register) will represent the current status of the CHARACTER register. This bit is used to synchronize data transfers between the processor and the EVTLC. The EVTLC will set the DONE bit to a logic one after completing a byte transfer command or a FILL operation. The DONE

bit is set to a logic zero by reading from, or writing to, the CHARACTER register. The processor must wait until the DONE bit is 1 before attempting to change the CURSOR ADDRESS, in order to write a character to, or read a character from, the CHARACTER register.

STATUS REGISTER								
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0								
DONE	Х	Х	X	X	Х	Х	X	

DONE = 1 signifies that external processor is allowed to access CURSOR ADDRESS and/or CHARACTER registers.

DONE = 0 signifies that external processor must wait until EVTLC completes transfer of data between display memory and CHARACTER register.

#### **DATA REGISTERS**

FILADD

(Fill Address) This register contains the RAM address of the character following the last address to be filled. Writing to this register will enable the EVTLC "fill" circuitry. The FILL operation will then be triggered by the next processor write to the CHARACTER register. The FILL operation will write the character in the CHAR-ACTER register to every location in display memory starting with the address specified in the CURLO and CURHI registers through the location preceding the address specified in the FILADD register. The cursor position is not changed after a FILL operation. Note that the address bits DA3-DA0 are internally forced to 0 forcing the FILADD address to be 00, 16, 32, etc. to 1920. The CURLO and CURHI registers will not be changed by this operation. Writing to the CHARACTER register will cause the EVTLC to reset DB7 of the STATUS register to "0". Bit 7 will be set to 1 after the EVTLC has filled the last memory location specified.

FILADD REGISTER							
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
X DA10 DA9 DA8 DA7 DA6 DA5 DA4							

TOSADD (Top of Screen Address) This register contains the RAM address of the first character displayed at the top of the video monitor screen. In addition, this register controls selection of either of two mask programmable vertical scan rates.

TOSADD REGISTER							
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
TIM	DA10	DA9	DA8	DA7	DA6	DA5	DA4

Note that address bits DA3-DAO are internally forced to 0 forcing the first address at the beginning of each row to be 00, 16, 32, etc. to 1920.

The most significant bit of this register (TIM) is used to select between the two mask programmed sets of vertical retrace parameters (scan A and scan B). This allows software selection of, for example, 50/60 HZ.

TIM = 0 enable raster scan A (60 Hz) TIM = 1 enable raster scan B (50 Hz)

403

#### CURLO

(Cursor Low) This register contains the eight lower order address bits of the RAM cursor address. All FILL screen and character transfer operations begin at the memory location pointed to by this address.

affected by the display character's TAG bit. NOTE: All 8 bits are valid for the 9x28 mode. In the 9x53 mode the only bits that are recognized are DB6. 5 and 4.

#### **CURLO REGISTER**

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
DA7	DA6	DA5	DA4	DA3	DA2	DA1	DAO

#### CURHI

(Cursor High) This register contains the three higher address bits of the RAM cursor address (DA10, DA9, DA8). All FILL screen and character transfer operations begin at the memory location pointed to by this address. In addition, this register contains the Smooth Scroll Offset Values SS3-SS0 which determine the number of scan lines that the data is shifted on the screen. The MSB of this register (SLE-status line enable) is the enable for the non-scrolling status line.

#### **CURHI REGISTER**

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
SLE	SS3	SS2	SS1	SS0	DA10	DA9	DA8

SLE = 1 enables non-scrolling 25th status line SLE = Ø disables and blanks non-scrolling status line

SS3-SS0 Smooth Scroll Offset Value

#### ATTDAT

(Screen Attribute Data) Two attribute modes are provided. In the "tag bit" attribute mode, the MSB of each character is used to "tag" those characters which are to be enhanced with the attribute specified by the ATTDAT register. This allows individual characters to be attributed, but with the limitation that only one attribute style may be enabled for a specific screen. This is compatible with the CRT9028/9128, and is specified as the 9x28 operation mode. In the "embedded attribute" mode, multiple attributes may be displayed on one screen. This is specified as the 9x53 operation mode. See "MODE 2" register for selection of 9x28 and 9x53 modes.

The ATTDAT register specifies the visual attributes of the video data, in 9x28 operation mode, and the cursor presentation. The visual attributes specified in the ATTDAT register (DB3-DB0) are enabled or disabled by a TAG bit that is appended to the ASCII character written to the CHARACTER register. Every character on the screen with its TAG bit set is displayed with the same attribute. Changing the Attribute register will change the attribute of every "tagged" character on the screen. Character attributes in the 9x53 mode are determined by specific attribute characters embedded in the character data stream as explained below in the section titled CHARACTER SETS. The functions of the remaining bits in the ATTDAT register are not

#### ATTDAT REGISTER

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							
DB7 (1).	MODE SELECT	DB7	= 1	enables graphics mode display (No attributes allowed)			
		DB7	= 0	enables alpha mode display Note: See CHAR- ACTER SETS for definition of char- acters available in each mode.			
DB6	CURSOR SUPPRESS	DB6	= 1	inhibits VIDEO dis- play at cursor time by forcing the VIDEO output to background level during cursor dis- play time			
		DB6	= 0	enables VIDEO display at cursor time Note: A blinking cursor display can be achieved by toggling this bit under processor control.			
DB5	CURSOR DISPLAY	DB5	= 1	enables underline cursor display			
		DB5	= 0	enables block cur- sor display Note: An underline cursor in an under- line character attribute field will be dashed.			
DB4	SCREEN	DB4	= 1	for white screen and black characters			
		DB4	= 0	for black screen and white characters Note: This is a screen attribute (versus character attribute) bit and sets the default video background level.			

DB0

ENABLED OR DISABLED BY TAG BIT (9x28 MODE ONLY)	rDB3 <sup>(1)</sup>	CHARACTER SUPPRESS	DB3 = 1 DB3 = 0	to enable Video suppress to inhibit Video suppress Note: This bit allows character blinking and blanking under processor control
3Y TAG BI	DB2(1)	INTENSITY	DB2= 1	allows the INTOUT output pin to go high for the char- acter time
SABLED B			DB2= 0	inhibits the INTOUT output pin from going high
DORDE	DB1 <sup>(1)</sup>	UNDERLINE	DB1 = 1	will cause the char- acter to be underlined
NABLE			DB1 = 0	will inhibit the underline
⊞	L <sub>DB0(1)</sub>	REVERSE VIDEO	DB0 = 1	will cause the standard fore- ground and back- ground Video levels (selected with BIT 4) to be reversed for the character time
			DB0 = 0	will inhibit reverse video

<sup>(1)</sup> These bits not recognized in 9x53 mode and represent don't care states.

# MODE 1 The AUTO INCREMENT bit in this register specifies whether or not the display memory character address is automatically incremented by the EVTLC after every read/write of the CHARACTER register. Note: The Wisi-

mented by the EVTLC after every read/write of the CHARACTER register. Note: The visible cursor position is not affected.

MODE 1 REGISTER											
DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0				
AUTO	Х	Х	Х	Х	Х	Х	Х				

DB7 AUTO DB7 = 1 to enable INCREMENT automatic character address

The RAM address is incremented after the EVTLC completes a display memory access initiated by a processor to RAM or RAM to processor character transfer.

DB7 = 0 to disable automatic increment.

MODE 2

This register contains two bits which control operational modes of the device. DB0 controls whether the device operates as a 9x53 or emulates the 9x28. In the 9x28 mode the device is fully compatible with the CRT 9028/9128 with the exception of the higher density character set. DB1 enables the cursor blink function where the blink rate is a mask programmable feature (see CRT 9053/9153 coding sheet.) This function is automatically disabled when in 9x28 mode.

MODE 2 REGISTER

DB7\_DB6\_DB5\_DB4\_DB3\_DB2\_DB1

Х	Х	Х	Х	Х	X		9x53 K ENBL
DB1	CUR BLIN	ISOR IK		blink DB1 blink of cu	ing of = 0 ing corsor	cursor. will ursor a is conti	enable disable nd state rolled by register.
DB0	9x53 ENA	BLE		oper 9153	ratio 3	n as a	enable a 9053/ ble oper-

CHARACTER

bit characters.

This register allows access to the display memory for both byte transfers and FILL operations. In BYTÉ Transfer Write Mode, the processor first writes a character to this register. The EVTLC takes that character and stores it in the display memory in the location specified by the CURLO and CURHI registers. In Byte Transfer Read Mode, the processor reads this register causing the EVTLC to fetch the character whose address is specified in the CURLO and CURHI registers from the display memory and place it in the CHARACTER register. The processor then reads the character and initiates another fetch from memory cycle. In FILL mode, writing a byte to this register will initiate a FILL operation. All EVTLC/memory data transfers take place during horizontal and vertical video retrace blank time.

ation as 9028/9128.

	CHARACTER REGISTER									
DB7	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0									
	8 BIT CHARACTER(2)									

(2) See next section, CHARACTER SETS, for definition of 8

405

#### **CHARACTER SETS**

The character set consists of 128 characters, a six segment "wide graphics" and a four segment "thin graphics" entity. Included in the 128 mask programmable characters can be the 96 standard ASCII characters and 32 special characters.

# 9x28 OPERATION MODE (MODE 2: DB0 = 0)

# A. GRAPHICS MODE - (ATTDAT: DB7 = 1)

This mode allows an intermix of alphanumeric and graphics characters. No attributes are permitted in this mode. If DB7 = 1, the character will be alphanumeric. If DB7 = 0, the character will be a graphics character. DB7 is "tag bit".

ENTITY	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
CHARACTER	1	-		CHAI	RACTER	DATA -		_
THIN(1) GRAPHICS	0	0	x	x	SEG4	SEG3	SEG2	SEG1
WIDE(1) GRAPHICS	0	1	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1

# B. ALPHANUMERICS MODE-(ATTDAT: DB7 = 0)

This mode allows display of alphanumeric characters with attributes. If DB7 is set to a logical one, the attribute(s) specified in the ATTDAT register will be enabled for that character. If DB7 is cleared, attributes will not be enabled for that character. DB7 is "tag bit".

ENTITY	DB7	DB6	DB5	DB4	DB3	DB2	DB1	200
ENTITY	ופט	D00	DBS	DB4	DB3	DBS	UBI	DB0
CHARACTER (Attr enabled)	1	-		- CHAI	DATA -		_	
CHARACTER (No attribute)	0	-	-	-CHAI	RACTER	DATA -		-

# 9x53 OPERATION MODE (MODE 2: DB0 = 1)

This mode allows the use of embedded field attributes where the desired attribute for any given string of one or more consecutive characters is defined by an attribute character which is part of the character data stream and is located immediately in front of the characters to be attributed. A second attribute character should be located immediately following the string of attributed characters to restore the normal display mode. Since the specific attribute characters occupy character positions, they are actually displayed as spaces.

ENTITY	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
CHARACTER	0			- CHAP	RACTER	DATA -		-
ATTRIBUTE(2) CHARACTER	1	0	0	BLANK	BLINK	INT	UNDLN	RV.
THIN(1) GRAPHICS	1	0	1	x	SEG4	SEG3	SEG2	SEG1
WIDE(1) GRAPHICS	1	1	SEG6	SEG5	SEG4	SEG3	SEG2	SEG1

(1) Graphics segments are turned on when bit is set to a "1".
(2) A specific field attribute is enabled by setting the appropriate bit and disabled by resetting the bit. Attributes can be mixed. The following defines the available attributes indicated in the ATTRIBUTE CHARACTER.

DB4 (BLANK)—Suppresses character video output. DB3 (BLINK)—Causes character to blink at mask programmed rate.

DB2 (INTENSITY)—Controls INTOUT output pin. DB1 (UNDERLINE)—Causes character to be underlined.

DB0 (REVERSE VIDEO)—Reverses foreground/background video levels.

# **GRAPHICS CHARACTERS(3)**

SEGMENT	SEGMENT
6	3
SEGMENT	SEGMENT
5	2
SEGMENT	SEGMENT
4	1

#### WIDE GRAPHICS ENTITY

	SEGMENT 3
SEGMENT 4	SEGMENT 2
	SEGMENT 1

THIN GRAPHICS ENTITY

(3) Scan line and column of segment locations are mask programmable.

#### **DESCRIPTION OF SYSTEM OPERATION**

The EVTLC circuitry provides two control functions. One function interprets and controls data from the system processor interface through the data bus DB7-DB0 as shown in the Processor Timing of figure 3. The other function generates and refreshes the video image on the screen through the DD7-DD0 data bus as shown in the Display Memory Timing of figure 2. Because the system data bus is isolated from the display data bus, the EVTLC maintains complete control over access to display memory. All data flow between display RAM and the processor or the EVTLC takes place through the EVTLC. Refer to the EVTLC Display Memory Access Timing of figure 7.

# **DISPLAY MEMORY ACCESS**

Processor/display memory access is accomplished through the CHARACTER register of the EVTLC. All processor transfers to or from the CHARACTER register take place only when the DONE bit is high. The DONE bit is used to synchronize data transfers between the EVTLC and the processor as shown in the Typical Processor To Display Memory Transfer of figure 6. When the processor needs to store a byte of data in the display memory, it will write the byte to the CHARACTER register of the EVTLC. The EVTLC will immediately reset the DONE bit indicating that the transfer hardware is busy. At the next blanked Video time, the EVTLC will store the byte in the display memory, increment the character address, (if auto increment is enabled) and set the DONE bit. When the processor needs to read a byte of data from the display memory, it will read the CHAR-ACTER register. The EVTLC will fetch the desired byte from the display memory during the next blanked VIDEO time, increment the character address (if enabled), and set the DONE bit. When the processor detects that the DONE bit is set, it will read the CHARACTER register to get the data byte from the EVTLC. This read will reset the DONE bit and

cause the EVTLC to fetch the next byte of data from the memory.

If auto increment is not enabled, the processor must set the cursor address in the CURLO and CURHI register to the address of the memory location being read from, or written into, before every access to the CHARACTER register.

It should be noted that Auto Increment does not affect the visible cursor location. If auto-increment is enabled, the current character location will equal the cursor position only for the first character transfered following an update of the CURLO and CURHI registers. Note that the DONE bit must be high before attempting to update the cursor registers because the loading of the cursor registers will reset the character position counters to the cursor position.

#### **SMOOTH SCROLL**

The EVTLC may be programmed to do either "jump" or "smooth" scrolling. Jump scrolling moves the data up or down the monitor screen one data row at a time. Smooth scrolling moves the data up the monitor screen one scan line at a time. The number of scan lines and the rate they move up the screen is under processor control.

Smooth scroll is controlled through manipulation of the SS3-SS0 bits of the CURHI register. These bits represent the binary address of the first scan line of the first data row displayed on the monitor screen (the data row whose beginning address is in the TOSADD register). When the value represented by these bits is incremented, the video data on the monitor screen moves up by the same number of scan lines. After the address of the last scan line of the data row is loaded into the CURHI register and the VIDEO data has moved up the last scan line of the data row, the processor resets the SS3-SS0 address to point to scan line 0 and does a jump scroll. Jump scroll is accomplished by incrementing the RAM address in the TOSADD register by a data row length (so that it points to the address of the first character of the new top data row on the monitor).

When programmed for a data row of 80 characters/data row display (1920 data words), for example, the display RAM contains 25 actual rows of data (2000 RAM locations). If the smooth scroll offset equals zero, the EVTLC will display the 1919 RAM locations following the top of screen address when displaying data. The first data row is partially scrolled off the screen and the 25th data row is scrolled onto the screen when the smooth scroll offset is incremented. The EVTLC will now display the 1999 RAM locations following the top of screen address (wrapping to 0 after address 1999). After the EVTLC does a jump scroll, the processor will program it to erase the line just scrolled off the screen (preparing it to be scrolled onto the screen). This line now becomes the non-displayed 25th data row.

#### **NON-SCROLLING STATUS LINE**

(enabled/disabled by the SLE bit).

The non-scrolling status line is only functional on a EVTLC that has been programmed for 25 data rows. This data row will remain stationary at the bottom of the screen and will not move up the screen when the remainder of the display data is scrolled. Otherwise, VIDEO data on the status line may be manipulated as though it were normal display data. The smooth scroll offset will not function properly when the status line is enabled. The memory address of the characters on the status line are always characters 1920–1999. NOTE: If the part is programmed for 25 data rows an additional mask option must be specified which makes the 25th data row either fixed (always displayed) or a status row

#### **CHIP RESET**

The CRT 9053 and CRT 9153 Chip Reset requires two steps. The system processor first writes the reset address to the address register of the EVTLC. The system processor then writes a dummy character to the EVTLC Data register. Writing to the Data register resets the chip. See the DONE timing in figure 6. This reset process causes the MODE 2 register to be set to the "00" state which disables the blinking cursor and enables the 9x28 operation mode.

COLUMN DOT	->	C8	C7	C6	C5	C4	C3	C2	C1	C0	_
SCAN LINE 0	->	0	0	0	0	0	0	0	0	0	Date/Charactery B date/sharester cell > CB C1 displayed
SCAN LINE 1	->	0								0	Dots/Character: 8 dots/character cell = > C8 - C1 displayed 9 dots/character cell = > C8 - C0 displayed
SCAN LINE 2	->	0								0	Column dot C0 will be the same as column dot C8 when more
SCAN LINE 3	->	0								0	than 8 dots/character cell are specified when generating alpha-nume
SCAN LINE 4	->	0								0	NOTE: The maximum dot clock crystal frequency is dependent on the dots/character programmed:
SCAN LINE 5	->	0		,	MASK P	ROGRA	MMABL	F		0	DOTS/CHARACTER MAX XTAL FREQ
SCAN LINE 6	->	0				ACTER (FONT)	BLOCK	_		0	8 dots 16.62 MHz max* 9 dots 18.7 MHz max*
SCAN LINE 7	->	0				7 X 11	,			0	*These values are preliminary
SCAN LINE 8	->	0								0	Scan Lines per Character: 11 scan lines/character = > SL0-SL10 displayed
SCAN LINE 9	>	0								0	12 scan lines/character = > SL0-SL11 displayed 13 scan lines/character = > SL0-SL12 displayed
SCAN LINE 10	->	0								0	Thin and Wide Graphics: Dots mask programmed for vertical column
SCAN LINE 11	->	0								0	will be the same as backfill Columns 0 whe
SCAN LINE 12	->	0	0	0	0	0	0	0	0	0	generating wide and thin graphics.

# **MAXIMUM GUARANTEED RATINGS\***

Operating Temperature Range	0°C to +70°C
Storage Temperature Range	– 55°C to + 150°C
Lead Temperature (soldering, 10 sec.)	+325°C
Positive Voltage on any Pin, with respect to ground	+8.0V
Negative Voltage on any Pin, with respect to ground	0.3V

<sup>\*</sup>Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

NOTE: When powering this device from laboratory or system power supplies, it is important that the Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes or "glitches" on their outputs when the AC power is switched on and off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp circuit be used.

**ELECTRICAL CHARACTERISTICS** (TA = 0 °C to 70 °C,  $V_{cc} = +5V \pm 5\%$ , unless otherwise noted.)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
DC CHARACTERISTICS					
INPUT VOLTAGE LEVELS					
Low-level, Vil			0.8	V	
High-Level, Vih	2.2			V	
OUTPUT VOLTAGE LEVELS			0.4	l v	All outputs except
Low-level, Voi					VIDEO, CSYNC, INTOUT, HSYNC,
					VSYNC; lol = 1.6 mA
Low-level, Vol			0.4	V	VIDEO, CSYNC, INTOUT, HSYNC, VSYNC; lol = 0.4 mA
High-level, Voh	2.4			٧	All outputs except
					VIDEO, CSYNC, INTOUT, HSYNC, VSYNC, loh =
					– 40μa
High-level, Voh	2.4			V	VIDEO, CSYNC, INTOUT, HSYNC, VSYNC; loh =
					-20μA
INPUT LEAKAGE CURRENT					
High-level, IIh			10	μΑ	All inputs; Vin = Vcc
Low-level, III			- 10	μΑ	All inputs except WR, RD,
Low-level, III			- 200	μА	$\overline{DS}$ , $R/\overline{W}$ ; $Vin = 0.4V$ $\overline{WR}$ , $\overline{RD}$ , $\overline{DS}$ , $R/\overline{W}$ ; $Vin = 0.4V$
INPUT CAPACITANCE					20,1111,111
All inputs, Cin			15	pF	
OUTPUT LOAD					
$\mathbf{C}_{L}$			15	pF	Except DB7-0
Cr			100	pF	DB7-0
POWER SUPPLY CURRENT Icc		125		mA	
AC CHARACTERISTICS			40.7		
CLOCK FREQUENCY, fin	1.0		18.7	MHz	
DISPLAY MEMORY TIMING Address Set-up Time					
t <sub>AS</sub>	20			ns	
Write Strobe Set-up Time					
t <sub>wst</sub>	100			ns	
Data Set-up Time t <sub>st</sub>	80			ns	
Data Hold Time	00			110	
t <sub>DH</sub>	10		50	ns	

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Address Hold Time					
t <sub>AHT</sub>	50	1		ns	
Output Hold From Address Change			1		
t <sub>OH</sub>	15			ns	
Address Access Time					
t <sub>AA</sub>			250	ns	
PROCESSOR TIMING					
Address Read/Write Set-up					
t <sub>ARWS</sub>	160			ns	
Write Pulse Width					
t <sub>wpw</sub>	160			ns	
Write Hold Time					
t <sub>wht</sub>	15			ns	
Read Set-up Time					
t <sub>est</sub>			200	ns	
Read Data Valid					
$T_{RDV}$	0			ns	
Read Pulse Width		ļ		İ	
t <sub>RPW</sub>	250			ns	
Data Write Falling Set-up				i	
t <sub>DWFS</sub>	120			ns	
Data Write Rising Set-up					
t <sub>DWRS</sub>	160		i	ns	


# Crystal specification (Applies for 4-18.7 MHz):


Series Resonant


50 ohms max series resistance


1.5 pf typ parallel capacitance

Operation below 4 MHz requires external crystal oscillator









# V. COMPOSITE SYNC OUTPUT (IN CHARACTER TIMES)

COMPOSITE SYNC DELAY: COMPOSITE SYNC PULSE WIDTH:

VIDEO ACTIVE VIDEO

CSYN

ACTIVE VIDEO

ACTIVE VIDEO

2

# VI. BLINK RATES (@ 60 Hz VSYNC):

CHARACTER—

BLINK RATE: 1.25 Hz
DUTY CYCLE: 75/25


CURSOR-

BLINK RATE: 2.5 Hz
DUTY CYCLE: 50/50


#### **VII. UNDERLINE ATTRIBUTE:**

CHARACTER UNDERLINE: SCAN LINE 11
CURSOR UNDERLINE: SCAN LINE 11

#### VIII. WIDE GRAPHICS FIGURE DEFINITION:





# IX. THIN GRAPHICS FIGURE DEFINITION:




SEGMENT 4 = SCAN LINE 6; C8, C7, C6, C5, C4 SEGMENT 3 = C4; SCAN LINES 0, 1, 2, 3, 4, 5, 6 SEGMENT 2 = SCAN LINE 6; C4, C3, C2, C1, C0 SEGMENT 1 = C4; SCAN LINES 6, 7, 8, 9, 10, 11

413









Circuit diagrams utilizing SMC products are included as a means of illustrating typical semiconductor applications; consequently complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of SMC or others. SMC reserves the right to make changes at any time in order to improve design and supply the best product possible.