

### DESCRIPTION:

The DPS2ME16MKn3 High Speed SRAM "STACK" modules are a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC). Available in straight leaded, "J" leaded or gullwing leaded packages. The module packs 32-Megabits of low-power CMOS static RAM in an area as small as 0.549 in<sup>2</sup>, while maintaining a total height as low as 0.545 inches.


The DPS2ME16MKn3 STACK modules contain eight individual 512K x 8 SRAMs, each packaged in a hermetically sealed SLCC, making the modules suitable for commercial, industrial and military applications.

By using SLCCs, the "Stack" family of modules offer a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.


### FEATURES:

- Organizations Available: 2 Meg x 16 or 4 Meg x 8
- Access Times: 20\*, 25, 30, 35, 45ns
- Fully Static Operation - No clock or refresh required
- Single +5V Power Supply,  $\pm 10\%$  Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Low Data Retention Voltage: 2.0V min.
- Packages Available:
  - SLCC Stack
  - Straight Leaded Stack
  - "J" Leaded Stack
  - Gullwing Leaded Stack


\* Commercial and Industrial Grade only.




SLCC Stack




Straight Leaded Stack




"J" Leaded Stack



Gullwing Leaded Stack



| PIN NAMES                         |                   |
|-----------------------------------|-------------------|
| A0 - A18                          | Address Inputs    |
| I/O0 - I/O15                      | Data Input/Output |
| $\overline{CE}0 - \overline{CE}3$ | Low Chip Enables  |
| $\overline{WE}0, \overline{WE}1$  | Write Enables     |
| $\overline{OE}0, \overline{OE}1$  | Output Enables    |
| V <sub>DD</sub>                   | Power (+ 5V)      |
| V <sub>SS</sub>                   | Ground            |
| N.C.                              | No Connect        |



**CAPACITANCE <sup>4</sup>: T<sub>A</sub> = 25°C, F = 1.0MHz**

| Symbol           | Parameter         | Max. | Unit | Condition                         |
|------------------|-------------------|------|------|-----------------------------------|
| C <sub>ADR</sub> | Address Input     | 80   | pF   | V <sub>IN</sub> <sup>2</sup> = 0V |
| C <sub>CE</sub>  | Chip Enable       | 32   |      |                                   |
| C <sub>WE</sub>  | Write Enable      | 40   |      |                                   |
| C <sub>OE</sub>  | Output Enable     | 40   |      |                                   |
| C <sub>I/O</sub> | Data Input/Output | 50   |      |                                   |

**TRUTH TABLE**

| Mode         | $\overline{CE}$ | $\overline{WE}$ | $\overline{OE}$ | I/O Pin          | Supply Current |
|--------------|-----------------|-----------------|-----------------|------------------|----------------|
| Not Selected | H               | X               | X               | High-Z           | Standby        |
| DOUT Disable | L               | H               | H               | High-Z           | Active         |
| Read         | L               | H               | L               | D <sub>OUT</sub> | Active         |
| Write        | L               | L               | X               | D <sub>IN</sub>  | Active         |

H = HIGH      L = LOW      X = Don't Care

**ABSOLUTE MAXIMUM RATINGS <sup>3</sup>**

| Symbol            | Parameter                         | Value                        | Unit |
|-------------------|-----------------------------------|------------------------------|------|
| T <sub>STC</sub>  | Storage Temperature               | -65 to +150                  | °C   |
| T <sub>BIAS</sub> | Temperature Under Bias            | -55 to +125                  | °C   |
| V <sub>DD</sub>   | Supply Voltage <sup>1</sup>       | -0.5 to +7.0                 | °C   |
| V <sub>I/O</sub>  | Input/Output Voltage <sup>1</sup> | -0.5 to V <sub>DD</sub> +0.5 | V    |

**RECOMMENDED OPERATING RANGE <sup>3</sup>**

| Symbol          | Characteristic        | Min.              | Typ. | Max.                 | Unit |
|-----------------|-----------------------|-------------------|------|----------------------|------|
| V <sub>DD</sub> | Supply Voltage        | 4.5               | 5.0  | 5.5                  | V    |
| V <sub>IH</sub> | Input HIGH Voltage    | 2.2               |      | V <sub>DD</sub> +0.3 | V    |
| V <sub>IL</sub> | Input LOW Voltage     | -0.5 <sup>2</sup> |      | 0.8                  | V    |
| T <sub>A</sub>  | Operating Temperature | M/B               | -55  | +25                  | +125 |
|                 |                       | I                 | -40  | +25                  | +85  |
|                 |                       | C                 | 0    | +25                  | +70  |

**DC OUTPUT CHARACTERISTICS**

| Symbol          | Parameter    | Conditions               | Min. | Max. | Unit |
|-----------------|--------------|--------------------------|------|------|------|
| V <sub>OH</sub> | HIGH Voltage | I <sub>OH</sub> = -4.0mA | 2.4  |      | V    |
| V <sub>OL</sub> | LOW Voltage  | I <sub>OL</sub> = 8.0mA  |      | 0.4  | V    |

**DC OPERATING CHARACTERISTICS: Over operating ranges**

| Symbol           | Characteristics                      | Test Conditions                                                                                                                        | Typ. (†) | C    |      | I    |      | M/B  |      | Unit |
|------------------|--------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|----------|------|------|------|------|------|------|------|
|                  |                                      |                                                                                                                                        |          | Min. | Max. | Min. | Max. | Min. | Max. |      |
| I <sub>IN</sub>  | Input Leakage Current                | V <sub>IN</sub> = 0V to V <sub>DD</sub>                                                                                                | -        | -40  | +40  | -40  | +40  | -40  | +40  | μA   |
| I <sub>OUT</sub> | Output Leakage Current               | V <sub>I/O</sub> = 0V to V <sub>DD</sub> , $\overline{CE}$ or $\overline{OE}$ = V <sub>IH</sub> , or $\overline{WE}$ = V <sub>IL</sub> | -        | -40  | +40  | -40  | +40  | -40  | +40  | μA   |
| I <sub>CC</sub>  | Operating Supply Current             | Cycle = min., Duty = 100%<br>I <sub>OUT</sub> = 0mA                                                                                    | x8       | 265  | 590  |      | 600  |      | 600  | mA   |
|                  |                                      |                                                                                                                                        | x16      | 370  | 700  |      | 720  |      | 720  |      |
| I <sub>SB1</sub> | Full Standby Supply Current          | V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V                                                   | 8        |      | 80   |      | 80   |      | 120  | mA   |
| I <sub>SB2</sub> | Standby Current (TTL)                | $\overline{CE}$ = V <sub>IH</sub>                                                                                                      | 160      |      | 480  |      | 480  |      | 480  |      |
| I <sub>DR3</sub> | Data Retention Supply Current (3.0V) | V <sub>DR</sub> = 3.0V, $\overline{CE}$ ≥ V <sub>DR</sub> - 0.2V                                                                       | 1.2      |      | 4.0  |      | 8.0  |      | 16.0 | mA   |
| I <sub>DR2</sub> | Data Retention Supply Current (2.0V) | V <sub>DR</sub> = 2.0V, $\overline{CE}$ ≥ V <sub>DR</sub> - 0.2V                                                                       | 0.8      |      | 2.4  |      | 6.4  |      | 14.4 |      |
| V <sub>OL</sub>  | Output Low Voltage                   | I <sub>OUT</sub> = 8.0mA                                                                                                               | -        |      | 0.4  |      | 0.4  |      | 0.4  | V    |
| V <sub>OH</sub>  | Output High Voltage                  | I <sub>OUT</sub> = -4.0mA                                                                                                              | -        | 2.4  |      | 2.4  |      | 2.4  |      |      |


† Typical measurements made at +25°C, Cycle = min., V<sub>DD</sub> = 5.0V.

| AC TEST CONDITIONS                       |            |
|------------------------------------------|------------|
| Input Pulse Levels                       | 0V to 3.0V |
| Input Pulse Rise and Fall Times          | 5ns        |
| Input and Output Timing Reference Levels | 1.5V       |

| OUTPUT LOAD |                |                                                                                                       |
|-------------|----------------|-------------------------------------------------------------------------------------------------------|
| Load        | C <sub>L</sub> | Parameters Measured                                                                                   |
| 1           | 100pF          | except t <sub>LZ</sub> , t <sub>HZ</sub> , t <sub>OHZ</sub> , t <sub>OLZ</sub> , and t <sub>WHZ</sub> |
| 2           | 5pF            | t <sub>LZ</sub> , t <sub>HZ</sub> , t <sub>OHZ</sub> , t <sub>OLZ</sub> , and t <sub>WHZ</sub>        |

Figure 1. Output Load

\* Including Probe and Jig Capacitance.




| Data Retention AC Characteristics <sup>8</sup> |                                     |                                    |      |      |      |      |
|------------------------------------------------|-------------------------------------|------------------------------------|------|------|------|------|
| Symbol                                         | Parameter                           | Test Conditions                    | Min. | Typ. | Max. | Unit |
| V <sub>DR</sub>                                | V <sub>DD</sub> for Data Retention  | $\overline{CE} \geq V_{DR} - 0.2V$ | 2.0  | -    | -    | V    |
| V <sub>CDR</sub>                               | Chip Disable to Data Retention Time | See Data Retention Waveform        | 0    | -    | -    | ns   |
| t <sub>R</sub>                                 | Operation Recovery Time             | See Data Retention Waveform        | 5    | -    | -    | ms   |

| AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges |                  |                                                     |       |      |      |      |      |      |      |      |      |      |      |
|---------------------------------------------------------------------------------|------------------|-----------------------------------------------------|-------|------|------|------|------|------|------|------|------|------|------|
| No.                                                                             | Symbol           | Parameter                                           | 20ns* |      | 25ns |      | 30ns |      | 35ns |      | 45ns |      | Unit |
|                                                                                 |                  |                                                     | Min.  | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |      |
| 1                                                                               | t <sub>RC</sub>  | Read Cycle Time                                     | 20    |      | 25   |      | 30   |      | 35   |      | 45   |      | ns   |
| 2                                                                               | t <sub>AA</sub>  | Address Access Time                                 |       | 20   |      | 25   |      | 30   |      | 35   |      | 45   | ns   |
| 3                                                                               | t <sub>CO</sub>  | $\overline{CE}$ to Output Valid                     |       | 20   |      | 25   |      | 30   |      | 35   |      | 45   | ns   |
| 4                                                                               | t <sub>OE</sub>  | Output Enable to Output Valid                       |       | 10   |      | 12   |      | 15   |      | 20   |      | 25   | ns   |
| 5                                                                               | t <sub>LZ</sub>  | $\overline{CE}$ to Output in LOW-Z <sup>4, 5</sup>  | 3     |      | 3    |      | 3    |      | 3    |      | 3    |      | ns   |
| 6                                                                               | t <sub>OLZ</sub> | Output Enable to Output in LOW-Z <sup>4, 5</sup>    | 0     |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 7                                                                               | t <sub>HZ</sub>  | $\overline{CE}$ to Output in HIGH-Z <sup>4, 5</sup> |       | 8    |      | 10   |      | 15   |      | 20   |      | 25   | ns   |
| 8                                                                               | t <sub>OHZ</sub> | Output Enable to Output in HIGH-Z <sup>4, 5</sup>   | 0     | 8    | 0    | 10   | 0    | 15   | 0    | 20   | 0    | 25   | ns   |
| 9                                                                               | t <sub>OH</sub>  | Output Hold from Address Change                     | 4     |      | 5    |      | 5    |      | 5    |      | 5    |      | ns   |



| AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE <sup>6, 7</sup> : Over operating ranges |                  |                                                  |       |      |      |      |      |      |      |      |      |      |      |
|---------------------------------------------------------------------------------------------------|------------------|--------------------------------------------------|-------|------|------|------|------|------|------|------|------|------|------|
| No.                                                                                               | Symbol           | Parameter                                        | 20ns* |      | 25ns |      | 30ns |      | 35ns |      | 45ns |      | Unit |
|                                                                                                   |                  |                                                  | Min.  | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |      |
| 10                                                                                                | t <sub>WC</sub>  | Write Cycle Time                                 | 20    |      | 25   |      | 30   |      | 35   |      | 45   |      | ns   |
| 11                                                                                                | t <sub>AW</sub>  | Address Valid to End of Write                    | 13    |      | 15   |      | 20   |      | 25   |      | 35   |      | ns   |
| 12                                                                                                | t <sub>CW</sub>  | Chip Enable to End of Write                      | 13    |      | 15   |      | 20   |      | 25   |      | 35   |      | ns   |
| 13                                                                                                | t <sub>AS</sub>  | Address Set-Up Time **                           | 0     |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 14                                                                                                | t <sub>WP</sub>  | Write Pulse Width                                | 13    |      | 15   |      | 20   |      | 25   |      | 35   |      | ns   |
| 15                                                                                                | t <sub>WR</sub>  | Write Recovery Time                              | 0     |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 16                                                                                                | t <sub>WHZ</sub> | Write Enable to Output in HIGH-Z <sup>4, 5</sup> | 0     | 8    | 0    | 10   | 0    | 12   | 0    | 15   | 0    | 20   | ns   |
| 17                                                                                                | t <sub>DW</sub>  | Data to Write Time Overlap                       | 9     |      | 10   |      | 12   |      | 15   |      | 20   |      | ns   |
| 18                                                                                                | t <sub>DH</sub>  | Data Hold from Write Time                        | 0     |      | 0    |      | 0    |      | 0    |      | 0    |      | ns   |
| 19                                                                                                | t <sub>OW</sub>  | Output Active from End of Write                  | 3     |      | 3    |      | 3    |      | 3    |      | 3    |      | ns   |



\* Available in Commercial and Industrial Grade Only.

\*\* Valid for both Read and Write Cycles.


DATA RETENTION WAVEFORM:  $\overline{CE}$  Controlled.

## READ CYCLE


WRITE CYCLE 1:  $\overline{CE}$  Controlled.




## (52 - PIN LEADLESS STACK) MECHANICAL DRAWING




## (52 - PIN STRAIGHT LEADED STACK) MECHANICAL DRAWING



## (52 - PIN "J" LEADED STACK) MECHANICAL DRAWING



## (52 - PIN GULLWING LEADED STACK) MECHANICAL DRAWING



| ORDERING INFORMATION |      |              |       |              |        |         |       |       |                                  |
|----------------------|------|--------------|-------|--------------|--------|---------|-------|-------|----------------------------------|
| DP                   | S    | 2M           | E     | 16           | MK     | X3      | — XX  | X     |                                  |
| PREFIX               | TYPE | MEMORY DEPTH | DESIG | MEMORY WIDTH | DESIG. | PACKAGE | SPEED | GRADE |                                  |
| C                    |      |              |       |              |        |         |       |       | COMMERCIAL                       |
| I                    |      |              |       |              |        |         |       |       | INDUSTRIAL                       |
| M                    |      |              |       |              |        |         |       |       | MILITARY                         |
| B                    |      |              |       |              |        |         |       |       | MIL-PROCESSED                    |
|                      |      |              |       |              |        |         |       |       | 0°C to +70°C                     |
|                      |      |              |       |              |        |         |       |       | –40°C to +85°C                   |
|                      |      |              |       |              |        |         |       |       | –55°C to +125°C                  |
|                      |      |              |       |              |        |         |       |       | –55°C to +125°C                  |
|                      |      |              |       |              |        |         |       |       | 20 20ns ("C" & "I" GRADE ONLY)   |
|                      |      |              |       |              |        |         |       |       | 25 25ns                          |
|                      |      |              |       |              |        |         |       |       | 30 30ns                          |
|                      |      |              |       |              |        |         |       |       | 35 35ns                          |
|                      |      |              |       |              |        |         |       |       | 45 45ns                          |
|                      |      |              |       |              |        |         |       |       | H3 GULLWING LEADED SLCC STACK    |
|                      |      |              |       |              |        |         |       |       | I3 THRU-HOLE LEADED SLCC STACK   |
|                      |      |              |       |              |        |         |       |       | J3 "J" LEADED SLCC STACK         |
|                      |      |              |       |              |        |         |       |       | Y3 LEADLESS SLCC STACK           |
|                      |      |              |       |              |        |         |       |       | 4 MEGABIT / SPECIAL PACKAGE      |
|                      |      |              |       |              |        |         |       |       | MODULE WITHOUT DUAL WRITE ENABLE |
|                      |      |              |       |              |        |         |       |       | CMOS SRAM DEVICES                |

**NOTES:**

1. All voltages are with respect to  $V_{SS}$ .
2. -2.0V min. for pulse width less than 20ns ( $V_{IL}$  min. = -0.5V at DC level).
3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of  $\pm 500$ mV from steady state voltage.
6. When  $\overline{OE}$  and  $\overline{CE}$  are LOW and  $\overline{WE}$  is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when  $\overline{WE}$  is LOW.
8.  $\overline{CE}$  and  $\overline{WE}$  can initiate and terminate WRITE Cycle.

| WAVEFORM KEY                                                                        |                                                                                     |                                                                                      |                                                                                       |
|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
|  |  |  |  |
| Data Valid                                                                          | Transition from<br>HIGH to LOW                                                      | Transition from<br>LOW to HIGH                                                       | Data Undefined<br>or Don't Care                                                       |

**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way, Garden Grove, California 92841-1431  
 (714) 898-0007 ♦ (800) 642-4477 ♦ FAX: (714) 897-1772 ♦ <http://www.dense-pac.com>