


Description

The GM71C(S)17403C/CL is the new generation dynamic RAM organized 4,194,304 words x 4 bit. GM71C(S)17403C/CL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C(S)17403C/CL offers Extended Data Out (EDO) Mode as a high speed access mode. Multiplexed address inputs permit the GM71C(S)17403C/CL to be packaged in a standard 300 mil 24(26) pin SOJ and a standard 300mil 24(26) pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply 5V+/-10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

Pin Configuration




Features

- * 4,194,304 Words x 4 Bit Organization
 - * Extended Data Out Mode Capability
 - * Single Power Supply (5V+/-10%)
 - * Fast Access Time & Cycle Time
- (Unit: ns)

	t _{RAC}	t _{CAC}	t _{RC}	t _{HPC}
GM71C(S)17403C/CL-5	50	13	84	20
GM71C(S)17403C/CL-6	60	15	104	25
GM71C(S)17403C/CL-7	70	18	124	30

- * Low Power
 Active : 660/605/550mW (MAX)
 Standby : 11mW (CMOS level : MAX)
 : 0.83mW (L-version : MAX)
- * \overline{RAS} Only Refresh, \overline{CAS} before \overline{RAS} Refresh, Hidden Refresh Capability
- * All inputs and outputs TTL Compatible
- * 2048 Refresh Cycles/32
- * 2048 Refresh Cycles/128 (L-version)
- * Battery Backup Operation (L-version)
- * Test Function : 16bit parallel test mode

24(26) TSOP II



(Top View)

Pin Description

Pin	Function	Pin	Function
A0-A10	Address Inputs	\overline{WE}	Read/Write Enable
A0-A10	Refresh Address Inputs	\overline{OE}	Output Enable
I/O1-I/O4	Data-input/Data-output	V _{cc}	Power (+5V)
\overline{RAS}	Row Address Strobe	V _{ss}	Ground
\overline{CAS}	Column Address Strobe	NC	No Connection

Ordering Information

Type No.	Access Time	Package
GM71C(S)17403CJ/CLJ-5 GM71C(S)17403CJ/CLJ-6 GM71C(S)17403CJ/CLJ-7	50 60 70	300 Mil 24(26) Pin Plastic SOJ
GM71C(S)17403CT/CLT-5 GM71C(S)17403CT/CLT-6 GM71C(S)17403CT/CLT-7	50 60 70	300 Mil 24(26) Pin Plastic TSOP II

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature under Bias	0 ~ 70	C
T _{STG}	Storage Temperature (Plastic)	-55 ~ 125	C
V _{IN} /V _{OUT}	Voltage on any Pin Relative to V _{ss}	-1.0 ~ 7.0	V
V _{CC}	Voltage on V _{cc} Relative to V _{ss}	-1.0 ~ 7.0	V
I _{OUT}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	1.0	W

Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended DC Operating Conditions (T_A = 0 ~ 70C)

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	6.5	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $T_{OPR} = 0 \sim 70C$)

Symbol	Parameter	Min	Max	Unit	Note	
V_{OH}	Output Level Output "H" Level Voltage ($I_{OUT} = -2mA$)	2.0	V_{CC}	V		
V_{OL}	Output Level Output "L" Level Voltage ($I_{OUT} = 2mA$)	0	0.4	V		
I_{CC1}	Operating Current Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} Cycling : $t_{RC} = t_{RC \min}$)	50ns	-	120	mA	1, 2
		60ns	-	110		
		70ns	-	100		
I_{CC2}	Standby Current (TTL) Power Supply Standby Current (\overline{RAS} , $\overline{CAS} = V_{IH}$, $D_{OUT} = \text{High-Z}$)	-	2	mA		
I_{CC3}	\overline{RAS} Only Refresh Current Average Power Supply Current \overline{RAS} Only Refresh Mode ($t_{RC} = t_{RC \min}$)	50ns	-	100	mA	2
		60ns	-	90		
		70ns	-	80		
I_{CC4}	EDO Page Mode Current Average Power Supply Current EDO Page Mode ($t_{HPC} = t_{HPC \min}$)	50ns	-	90	mA	1, 3
		60ns	-	80		
		70ns	-	70		
I_{CC5}	Standby Current (CMOS) Power Supply Standby Current (\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$, $D_{OUT} = \text{High-Z}$)	-	1	mA		
		-	150		5	
I_{CC6}	\overline{CAS} -before- \overline{RAS} Refresh Current ($t_{RC} = t_{RC \min}$)	50ns	-	100	mA	
		60ns	-	90		
		70ns	-	80		
I_{CC7}	Battery Backup Operating Current(Standby with CBR Refresh) (CBR refresh, $t_{RC} = 62.5\mu s$, $t_{RAS} \leq 0.3\mu s$, $D_{OUT} = \text{High-Z}$, CMOS interface)	-	350		4,5	
I_{CC8}	Standby Current $\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{OUT} = \text{Enable}$	-	5	mA	1	
I_{L0}	Input Leakage Current Any Input ($0V \leq V_{IN} \leq 6V$)	-10	10			
$I_{L(O)}$	Output Leakage Current (D_{OUT} is Disabled, $0V \leq V_{OUT} \leq 6V$)	-10	10			

Note: 1. I_{CC} depends on output load condition when the device is selected.

$I_{CC(\max)}$ is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
4. $\overline{CAS} = L$ (≤ 0.2) while $\overline{RAS} = L$ (≤ 0.2).
5. L-version.

Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25C$)

Symbol	Parameter	Min	Max	Unit	Note
C _{I1}	Input Capacitance (Address)	-	5		1
C _{I2}	Input Capacitance (Clocks)	-	7		1
C _{I/O}	Output Capacitance (Data-In/Out)	-	7		1, 2

Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. CAS = V_{IH} to disable D_{OUT}.

AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70C$, Notes 1, 2, 18, 19)

Test Conditions

Input rise and fall times: 2 ns

Input timing reference levels: 0.8V, 2.4V

Output timing reference levels: 0.8V, 2.0V

Output load : 1 TTL gate + C_L (100 pF)
(Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RC}	Random Read or Write Cycle Time	84	-	104	-	124	-	ns	
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	30	-	40	-	50	-	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time	7	-	10	-	13	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	50	10,000	60	10,000	70	10,000	ns	21
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	7	10,000	10	10,000	13	10,000	ns	22
t _{ASR}	Row Address Set up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	7	-	10	-	10	-	ns	
t _{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	7	-	10	-	13	-	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	11	37	14	45	14	52	ns	3
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	9	25	12	30	12	35	ns	4
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	10	-	13	-	13	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	35	-	40	-	45	-	ns	24
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
t _{ODD}	$\overline{\text{OE}}$ to D _{IN} Delay Time	13	-	15	-	18	-	ns	5
t _{DZO}	$\overline{\text{OE}}$ Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t _{DZC}	$\overline{\text{CAS}}$ Delay Time from D _{IN}	0	-	0	-	0	-	ns	6
t _T	Transition Time (Rise and Fall)	2	50	2	50	2	50	ns	7

Read Cycle

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)1740 C/CL-6		GM71C(S)1740 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	50	-	60	-	70	ns	8,9,19
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	13	-	15	-	18	ns	9,10,17,19
t _{AA}	Access Time from Address	-	25	-	30	-	35	ns	9,11,17,19
t _{OAC}	Access Time from $\overline{\text{OE}}$	-	13	-	15	-	18	ns	9
t _{RCS}	Read Command Setup Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$	0	-	0	-	0	-	ns	12
t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$	5	-	5	-	5	-	ns	12
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	25	-	30	-	35	-	ns	
t _{CAL}	Column Address to $\overline{\text{CAS}}$ Lead Time	15	-	18	-	23	-	ns	
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t _{OH}	Output Data Hold Time	3	-	3	-	3	-	ns	
t _{OHO}	Output Data Hold Time from $\overline{\text{OE}}$	3	-	3	-	3	-	ns	
t _{OFF}	Output Buffer Turn-off Time	-	13	-	15	-	15	ns	13
t _{OEZ}	Output Buffer Turn-off Time to $\overline{\text{OE}}$	-	13	-	15	-	15	ns	13,23
t _{CDD}	$\overline{\text{CAS}}$ to D _{IN} Delay Time	13	-	15	-	18	-	ns	5
t _{RCHR}	Read Command Hold Time from $\overline{\text{RAS}}$	50	-	60	-	70	-	ns	
t _{OHR}	Output Data hold Time from $\overline{\text{RAS}}$	3	-	3	-	3	-	ns	
t _{OFR}	Output Buffer turn off to $\overline{\text{RAS}}$	-	13	-	15	-	15	ns	13,23
t _{WEZ}	Output Buffer turn off to $\overline{\text{WE}}$	-	13	-	15	-	15	ns	13
t _{WDD}	$\overline{\text{WE}}$ to D _{IN} Delay Time	13	-	15	-	18	-	ns	
t _{RDD}	$\overline{\text{RAS}}$ to D _{IN} Delay Time	13	-	15	-	18	-	ns	

Write Cycle

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{WCS}	Write Command Setup Time	0	-	0	-	0	-	ns	14
t _{WCH}	Write Command Hold Time	7	-	10	-	13	-	ns	
t _{WP}	Write Command Pulse Width	7	-	10	-	10	-	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	7	-	10	-	13	-	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	7	-	10	-	13	-	ns	
t _{DS}	Data-in Setup Time	0	-	0	-	0	-	ns	15
t _{DH}	Data-in Hold Time	7	-	10	-	13	-	ns	15

Read-Modify-Write Cycle

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RWC}	Read-Modify-Write Cycle Time	111	-	136	-	161	-	ns	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	67	-	79	-	92	-	ns	14
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	30	-	34	-	40	-	ns	14
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	42	-	49	-	57	-	ns	14
t _{OEH}	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	13	-	15	-	18	-	ns	

Refresh Cycle

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ -before-RAS Refresh Cycle)	5	-	5	-	5	-		
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before-RAS Refresh Cycle)	7	-	10	-	10	-		
t _{WRP}	$\overline{\text{WE}}$ Setup Time ($\overline{\text{CAS}}$ -before-RAS Refresh Cycle)	0	-	0	-	0	-		
t _{WRH}	$\overline{\text{WE}}$ Hold Time ($\overline{\text{CAS}}$ -before-RAS Refresh Cycle)	10	-	10	-	10	-		
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	5	-	5	-	5	-		

EDO Page Mode Cycle

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{HPC}	EDO Page Mode Cycle Time	20	-	25	-	30	-	ns	20
t _{RASP}	EDO Page Mode $\overline{\text{RAS}}$ Pulse Width	-	100,000	-	100,000	-	100,000	ns	16
t _{ACP}	Access Time from $\overline{\text{CAS}}$ Precharge	-	30	-	35	-	40	ns	9,17,19
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	30	-	35	-	40	-	ns	
t _{DOH}	Output data Hold Time from $\overline{\text{CAS}}$ low	3	-	3	-	3		ns	9
t _{COL}	$\overline{\text{CAS}}$ Hold Time referred $\overline{\text{OE}}$	7	-	10	-	13		ns	
t _{COP}	$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ Setup Time	5	-	5	-	5		ns	
t _{RCHP}	Read command Hold Time from $\overline{\text{CAS}}$ Precharge	30	-	35	-	40		ns	

EDO Page Mode Read-Modify-Write Cycle

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{HPRWC}	EDO Page Mode Read-Modify-Write Cycle Time	57	-	68	-	79	-	ns	
t _{CPW}	$\overline{\text{WE}}$ Delay Time from $\overline{\text{CAS}}$ Precharge	45	-	54	-	62	-	ns	14

Refresh

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{REF}	Refresh period	-	32	-	32	-	32	ms	2048 cycles
t _{REF}	Refresh period (L -Series)	-	128	-	128	-	128	ms	2048 cycles

Test Mode Cycle ^{*19}

Symbol	Parameter	GM71C(S)17403 C/CL-5		GM71C(S)17403 C/CL-6		GM71C(S)17403 C/CL-7		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{WTS}	Test Mode $\overline{\text{WE}}$ Setup Time	0	-	0	-	0	-		
t _{WTH}	Test Mode $\overline{\text{WE}}$ Hold Time	10	-	10	-	10	-		

Notes:


1. AC Measurements assume $t_r = 2 \text{ ns}$.
2. An initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -only refresh or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles are required.
3. Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
4. Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
5. Either t_{ODD} or t_{CDD} must be satisfied.
6. Either t_{DZO} or t_{DZC} must be satisfied.
7. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$.
8. Assume that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
9. Measured with a load circuit equivalent to 1 TTL loads and 100 Ω .
10. Assume that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
11. Assume that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
13. $t_{\text{OFF}}(\text{max})$ and $t_{\text{OEZ}}(\text{max})$ define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycles is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, the $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, or $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
16. t_{RASP} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
17. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}

18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device. After \overline{RAS} is reset, if $t_{OEH} > t_{CWL}$, the I/O pin will remain open circuit (high impedance); if $t_{OEH} \leq t_{CWL}$, invalid data will be out at each I/O.
19. The 16M DRAM offers a 16-bit time saving parallel test mode. Address $CA0$ and $CA1$ for the $4M \times 4$ are don't care during test mode. Test mode is set by performing a \overline{WE} -and- \overline{CAS} -before- \overline{RAS} (WCBR) cycle. In 16-bit parallel test mode, data is written into 4 bits in parallel at each I/O ($I/O1$ to $I/O4$) and read out from each I/O. If 4 bits of each I/O are equal (all 1s or 0s), data output pin is high state during test mode read cycle, then the device has passed. If they are not equal, data output pin is a low state, then the device has failed. Refresh during test mode operation can be performed by normal read cycles or by WCBR refresh cycles. To get out of test mode and enter a normal operation mode, perform either a regular \overline{CAS} -before- \overline{RAS} refresh cycle or \overline{RAS} -only refresh cycle.
20. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{ACP} is delayed by 2 to 5 for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
21. $t_{RAS}(\min) = t_{RWD}(\min) + t_{RWL}(\min) + t_T$ in Read - Modify - Write cycle.
22. $t_{CAS}(\min) = t_{CWD}(\min) + t_{CWL}(\min) + t_T$ in Read - Modify - Write cycle.
23. t_{OFF} and t_{OFR} are determined by the later rising edge of \overline{RAS} or \overline{CAS} .
24. $t_{CSH}(\min)$ can be achieved when $t_{RCD} \leq t_{CSH}(\min) - t_{CAS}(\min)$.

Package Dimension

Unit: Inches (mm)

24(26) SOJ



24(26) TSOP (TYPE II)

