

TC518128APL/AFL/AFWL-80LV/10LV/12LV TC518128AFTL-80LV/10LV/12LV

SILICON GATE CMOS

131,072 WORD x 8 BIT CMOS PSEUDO STATIC RAM

Description

The TC518128A-LV is a 1M bit high speed CMOS pseudo static RAM organized as 131,072 words by 8 bits. The TC518128A-LV utilizes a one transistor dynamic memory cell with CMOS peripheral circuitry to provide high capacity, high speed and low power storage. The TC518128A-LV operates from a single power supply of 3.135 ~ 5.5V. Refreshing is supported by a refresh (RFSH) input which enables two types of refreshing - auto refresh and self refresh. The TC518128A-LV features a static RAM-like interface with a write cycle in which the input data is written into the memory cell at the rising edge of R/W thus simplifying the microprocessor interface.

The TC518128A is pin-compatible with the 1M bit CMOS static RAM JEDEC standard and is available in a 32-pin, 0.6 inch width plastic DIP, a small outline plastic flat package, and a 32-pin thin small outline plastic package (forward type).


Features

- Organization: 131,072 words x 8 bits
- Low voltage operation: 3.135V ~ 5.5V
- Data retention supply voltage: 3.0V ~ 5.5V
- Fast access time

		TC518128A-LV Family		
		-80	-10	-12
t _{CEA}	CE Access Time	80ns	100ns	120ns
t _{OEA}	OE Access Time	35ns	40ns	50ns
t _{RC}	Cycle Time	130ns	160ns	190ns
Power Dissipation		385mW	330mW	275mW
Self Refresh Current	5.5V	200μA		
	3.0V	100μA		

- Auto refresh is supported by an internal refresh address counter
- Self refresh is supported by an internal timer
- Inputs and outputs TTL compatible
- Refresh: 512 refresh cycles/8ns
- Auto refresh power down feature
- Pin compatible: 1M SRAM (JEDEC)
- Package
 - TC518128APL: DIP32-P-60(1)
 - TC518128AFL: SOP32-P-4(0)
 - TC518128AFWL: SOP32-P-525
 - TC518128AFTL: TSOP32-P 0820

Pin Connection (Top View)



TC518128APL / AFL / AFWL


Pin Names

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
RFSH	Refresh Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
V _{DD}	Power
GND	Ground

(TSOP)

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
PIN NAME	A ₁₁	A ₉	A ₈	A ₁₃	R/W	CE2	A ₁₅	V _{DD}	RFSH	A ₁₆	A ₁₄	A ₁₂	A ₇	A ₆	A ₅	A ₄
PIN NO.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
PIN NAME	A ₃	A ₂	A ₁	A ₀	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/O7	I/O8	CE1	A ₁₀	OE

Block Diagram



Operating Mode

MODE	PIN	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	$\overline{RFSH}$	A0 - A16	I/O1 - 8
Read		L	H	L	H	*	V*	OUT
Write		L	H	*	L	*	V*	IN
CE only Refresh		L	H	H	H	*	V*	HZ
Auto/Self Refresh		H	*	*	*	L	*	HZ
Auto/Self Refresh		*	L	*	*	L	*	HZ
Standby		H	*	*	*	H	*	HZ
Standby		*	L	*	*	H	*	HZ

H = High level input (V_{IH})

L = Low level input (V_{IL})

* = V_{IH} or V_{IL}

V* = At the falling edge of $\overline{CE1}$ ($CE2 = H$) or the rising edge of CE2 ($\overline{CE1} = L$), all address inputs are latched. At all other times, the address inputs are "H".

HZ = High impedance

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT	NOTES
V_{IN}	Input Voltage	-1.0 ~ 7.0	V	1
V_{OUT}	Output Voltage	-1.0 ~ 7.0	V	
V_{DD}	Power Supply Voltage	-1.0 ~ 7.0	V	
T_{OPR}	Operating Temperature	0 ~ 70	°C	
T_{STRG}	Storage Temperature	-55 ~ 150	°C	
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec	
P_D	Power Dissipation	600	mW	
I_{OUT}	Short Circuit Output Current	50	mA	

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	—	$V_{DD} + 1.0$	V	
V_{IL}	Input Low Voltage	-1.0	—	0.8	V	

DC Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
I_{DDO}	Operating Current (Average) $\overline{CE1}$, $CE2$, Address cycling: $t_{RC} = t_{RC \min}$.	80ns version	—	50	70	mA 3,4
		100ns version	—	40	60	
		120ns version	—	35	50	
I_{DDs1}	Standby Current $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$, $RFSH = V_{IH}$	—	—	1	mA	
I_{DDs2}	Standby Current $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$, $RFSH = V_{DD} - 0.2V$	—	100	200	μA	
I_{DDF1}	Self Refresh Current (Average) $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$, $RFSH = V_{IL}$	—	—	1	mA	
I_{DDF2}	Self Refresh Current (Average) $\overline{CE1} = V_{DD} - 0.2V$ or $CE2 = 0.2V$, $RFSH = 0.2V$	—	100	200	μA	
I_{DDF3}	Auto Refresh Current (Average) $RFSH$ cycling: $t_{FC} = t_{FC \min}$	—	—	2	mA	
I_{DDF4}	CE only Refresh Current (Average) $\overline{CE1}$, $CE2$, Address cycling: $t_{RC} = t_{RC \min}$.	80ns version	—	50	70	mA 3
		100ns version	—	40	60	
		120ns version	—	35	50	
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$, All other Inputs not under test = $0V$	—	—	± 10	μA	
$I_{O(L)}$	Output Leakage Current Output Disabled ($\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$), $0V \leq V_{OUT} \leq V_{DD}$	—	—	± 10	μA	
V_{OH}	Output High Level $I_{OH} = -5mA$	2.4	—	—	V	
V_{OL}	Output Low Level $I_{OL} = 4.2mA$	—	—	0.4	V	

Note: For I_{DDs1} and I_{DDF1} with $\overline{CE1} = V_{IH}$ ($CE2 = V_{IL}$), the specified limits are guaranteed under the condition $CE2 = V_{IH}$ or $CE2 = V_{IL}$ ($\overline{CE1} = V_{IH}$ or $\overline{CE1} = V_{IL}$).

For I_{DDs2} and I_{DDF2} with $\overline{CE1} \geq V_{DD} - 0.2V$ ($CE2 \leq 0.2V$), the specified limits are guaranteed under the condition $CE2 \geq V_{DD} - 0.2V$ or $CE2 \leq 0.2V$ ($\overline{CE1} \geq V_{DD} - 0.2V$ or $\overline{CE1} \leq 0.2V$).

Capacitance* ($V_{DD} = 5V$, $T_a = 25^\circ\text{C}$, $f = 1MHz$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance (A0 ~ A16)	—	5	pF
C_{I2}	Input Capacitance ($\overline{CE1}$, $CE2$, $\overline{OE}$, R/W , $RFSH$)	—	7	
C_{IO}	Input/Output Capacitance	—	7	

*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C, VDD = 5V±10%) (Notes: 5, 6, 7, 8)

SYMBOL	PARAMETER	-80		-10		-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read, Write Cycle Time	130	—	160	—	190	—	ns	
t _{RMW}	Read Modify Write Cycle Time	195	—	235	—	280	—		
t _{CE}	CE Pulse Width	80	10,000	100	10,000	120	10,000		13
t _p	CE Precharge Time	40	—	50	—	60	—		
t _{CEA}	CE Access Time	—	80	—	100	—	120		
t _{OEa}	OE Access Time	—	35	—	40	—	50		
t _{CLZ}	CE to Output in Low -Z	30	—	30	—	30	—		
t _{OLZ}	OE to Output in Low -Z	0	—	0	—	0	—		
t _{WLZ}	Output Active from End of Write	0	—	0	—	0	—		
t _{CHZ}	Chip Disable to Output in High-Z	0	25	0	30	0	35		9
t _{OHZ}	OE Disable to Output in High-Z	0	25	0	30	0	35		9
t _{WHZ}	Write Enable to Output in High-Z	0	25	0	30	0	35		9
t _{ODS}	OE Output Disable Setup Time	0	—	0	—	0	—		
t _{ODH}	OE Output Disable Hold Time	10	—	10	—	10	—		
t _{RCS}	Read Command Setup Time	0	—	0	—	0	—		
t _{RCH}	Read Command Hold Time	0	—	0	—	0	—		
t _{WP}	Write Pulse Width	60	—	70	—	85	—		
t _{WCH}	Write Command Hold Time	60	10,000	70	10,000	85	10,000		
t _{CWL}	Write Command to CE Lead Time	60	10,000	70	10,000	85	10,000		
t _{DSW}	Data Setup Time from R/W	30	—	35	—	45	—		10
t _{DSC}	Data Setup Time from CE	30	—	35	—	45	—		10
t _{DHW}	Data Hold Time from R/W	0	—	0	—	0	—		10
t _{DHC}	Data Hold Time from CE	0	—	0	—	0	—		10
t _{ASC}	Address Setup Time	0	—	0	—	0	—		11
t _{AHC}	Address Hold Time	20	—	25	—	30	—		11
t _{RHC}	RFSH Command Hold Time	15	—	15	—	15	—		
t _{FC}	Auto Refresh Cycle Time	130	—	160	—	190	—		
t _{RFD}	RFSH Delay Time from CE	40	—	50	—	60	—		
t _{FAP}	RFSH Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000		12
t _{FP}	RFSH Precharge Time	30	—	30	—	30	—		12
t _{FAS}	RFSH Pulse Width (Self Refresh)	8,000	—	8,000	—	8,000	—		12
t _{FRS}	CE Delay Time from RFSH (Self Refresh)	160	—	190	—	225	—		12
t _{REF}	Refresh Period (512 cycles, A0 ~ A8)	—	8	—	8	—	8	ms	
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	
t _{CES}	CE2 Low Setup Time	5	—	5	—	5	—		14
t _{CEH}	CE2 Low Hold Time	5	—	5	—	5	—		14

3.3V Operation**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V_{DD}	Power Supply Voltage	3.135	3.3	3.465	V	2
V_{IH}	Input High Voltage	$V_{DD} - 0.2V$	—	$V_{DD} + 1.0V$	V	
V_{IL}	Input Low Voltage	-0.5	—	0.2	V	

DC Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 3.3V \pm 5\%$)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT	NOTES
I_{DD0}	Operating Current (Average) CE1, CE2, Address cycling: $t_{RC} = t_{RC \text{ min.}}$		—	15	20	mA	3,4
I_{DDS2}	Standby Current		—	50	100	μA	
I_{DDF2}	Self Refresh Current (Average)		—	50	100	μA	
I_{DDF3}	Auto Refresh Current (Average) RFSH cycling: $t_{FC} = t_{FC \text{ min}}$		—	—	2	mA	
I_{DDF4}	CE only Refresh Current (Average) CE1, CE2, Address cycling: $t_{RC} = t_{RC \text{ min.}}$		—	15	20	mA	3
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$, All other Inputs not under test = 0V		—	—	± 10	μA	
$I_{O(L)}$	Output Leakage Current Output Disable, $0V \leq V_{OUT} \leq V_{DD}$		—	—	± 10	μA	
V_{OH}	Output High Level	$I_{OH} = -1\text{mA}$	2.4	—	—	V	
		$I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2V$	—	—		
V_{OL}	Output Low Level	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V	
		$I_{OL} = 100\mu\text{A}$	—	—	0.2		

AC Characteristics (Ta = 0 ~ 70°C, VDD = 3.3V±5%) (Notes: 5, 6, 8)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES
t _{RC}	Random Read, Write Cycle Time	300	—	ns	
t _{RMW}	Read Modify Write Cycle Time	405	—		
t _{CE}	CE Pulse Width	200	10,000		13
t _p	CE Precharge Time	90	—		
t _{CEA}	CE Access Time	—	200		
t _{OEa}	$\overline{\text{OE}}$ Access Time	—	80		
t _{CLZ}	CE to Output in Low -Z	40	—		
t _{OLZ}	$\overline{\text{OE}}$ to Output in Low -Z	5	—		
t _{WLZ}	Output Active from End of Write	5	—		
t _{CHZ}	Chip Disable to Output in High-Z	0	50		9
t _{OHZ}	$\overline{\text{OE}}$ Disable to Output in High-Z	0	50		9
t _{WHZ}	Write Enable to Output in High-Z	0	50		9
t _{ODS}	$\overline{\text{OE}}$ Output Disable Setup Time	0	—		
t _{ODH}	$\overline{\text{OE}}$ Output Disable Hold Time	10	—		
t _{RCS}	Read Command Setup Time	0	—		
t _{RCH}	Read Command Hold Time	0	—		
t _{WP}	Write Pulse Width	100	—		
t _{WCH}	Write Command Hold Time	100	10,000		
t _{CWL}	Write Command to CE Lead Time	100	10,000		
t _{DSW}	Data Setup Time from R/W	50	—		10
t _{DSC}	Data Setup Time from CE	50	—		10
t _{DHW}	Data Hold Time from R/W	0	—		10
t _{DHC}	Data Hold Time from CE	0	—		10
t _{ASC}	Address Setup Time	0	—		11
t _{AHC}	Address Hold Time	35	—		11
t _{RHC}	$\overline{\text{RFSH}}$ Command Hold Time	15	—		
t _{FC}	Auto Refresh Cycle Time	300	—		
t _{RFD}	$\overline{\text{RFSH}}$ Delay Time from CE	90	—		
t _{FAP}	$\overline{\text{RFSH}}$ Pulse Width (Auto Refresh)	50	8,000		12
t _{FP}	$\overline{\text{RFSH}}$ Precharge Time	50	—		12
t _{FAS}	$\overline{\text{RFSH}}$ Pulse Width (Self Refresh)	8,000	—		12
t _{FRS}	CE Delay Time from $\overline{\text{RFSH}}$ (Self Refresh)	300	—		12
t _{REF}	Refresh Period (512 cycles, A0 ~ A8)	—	8	ms	
t _T	Transition Time (Rise and Fall)	3	50	ns	
t _{CES}	CE2 Low Setup Time	10	—		14
t _{CEH}	CE2 Low Hold Time	10	—		14

Timing Reference Levels:

Input Reference Levels: 1.5V/1.5V

Output Reference Levels: 1.5V/1.5V

Notes:


- 1) Stress greater than those listed under "Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3) I_{DD0} and I_{DDF4} depend on the cycle time.
- 4) I_{DD0} depends on the output loading. Specified values are obtained with the outputs open.
- 5) An initial pause of 100 μ s with high $\overline{CE1}$ or low CE2 is required after power-up before proper device operation is achieved.
- 6) AC measurements assume $t_f = 5$ ns.

7) Timing reference levels

Input Levels : $V_{IH} = 2.6V$
 $V_{IL} = 0.6V$

Input Reference Levels : $V_{IH} = 2.4V$
 $V_{IL} = 0.8V$

Output Reference Levels : $V_{OH} = 2.2V$
 $V_{OL} = 0.8V$



8) Measured with a load equivalent to 2 TTL loads and 100pF.

9) t_{CHZ} , t_{OHZ} , t_{WHZ} define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

10) For write cycles, the input data is latched at the earlier of $R\overline{W}$ or $\overline{CE1}$ rising edge ($CE2$ falling edge). Therefore, the input data must be valid during the setup time (t_{DSW} or t_{DSC}) and hold time (t_{DHW} or t_{DHC}).

11) All address inputs are latched at the falling edge of $\overline{CE1}$ (rising edge of $CE2$). Therefore, all the address inputs must be valid during t_{ASC} and t_{AHC} .

12) The two refresh operations, auto refresh and self refresh, are defined by the $\overline{RFSH}$ pulse width under the condition $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$.

Auto refresh : $\overline{RFSH}$ pulse width $\leq t_{FAP}$ (max.)

Self refresh : $\overline{RFSH}$ pulse width $\geq t_{FAS}$ (min.)


The timing parameter t_{FRS} must be met for proper device operation under the following conditions:

- after self refresh
- if $\overline{RFSH} = "L"$ after power-up

13) The timings, t_{CE} (min.) and t_{CE} (max.) must be met for proper device operation.




14) The timings, t_{CES} (min.) and t_{CEH} (min.) must be met when using $\overline{CE1}$ and $CE2$ as shown below.



Data Retention Characteristics (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT
V _{DH}	Data Retention Supply Voltage		3.0	—	5.5	V
I _{DDF2}	Self Refresh Current	V _{DH} = 3.0V	—	40	100	μA
		V _{DH} = 5.5V	—	100	200	
t _R	Recovery Time		5	—	—	ms


*The falling slope of V_{DD} must be more than 50ms for proper device operation (20ms/V).




Notes: $\overline{OE}$, R/W, A0 ~ A16 = V_{IH} or V_{IL}

I_{DDF1} is applicable when $\overline{RFSH}$ = V_{IL} (max.), $\overline{CE1}$ = V_{IH} (min.), CE2 = V_{IL} (max.).

Write Cycle 2 ($\overline{OE}$ Clocked)




Write Cycle 3 ($\overline{OE}$ Fixed Low)




Note: The device can be operated by cycling $\overline{CE1}$ (or $\overline{CE2}$) only provided that $\overline{CE2}$ (or $\overline{CE1}$) is connected to V_{IH} (or V_{IL}).

Read Modify Write Cycle



CE Only Refresh




Note : $A9 \sim A16 = V_{IH}$ or V_{IL}

▨ : H or L

Note: The device can be operated by cycling $\overline{CE1}$ (or $\overline{CE2}$) only provided that $\overline{CE2}$ (or $\overline{CE1}$) is connected to V_{IH} (or V_{IL}).


Auto Refresh



Note: $\overline{OE}$, $\overline{R/W}$, $A0 \sim A16 = V_{IH}$ or V_{IL}

▨ : H or L


Self Refresh




Note: $\overline{OE}$, $\overline{R/W}$, $A0 \sim A16 = V_{IH}$ or V_{IL}

▨ : H or L


I_{DDF2} V_{DD} Characteristics



I_{DDF2} Temp. Characteristics



Battery Backup Application Example



*1: Ceramic condenser

*2: Tantalum condenser

(A large bypass condenser is preferable to absorb noise when the power supply is switched.)

This circuit does not have memory protection. Therefore, rapid turnoff of the power supply must be avoided. Enter the Self Refresh mode before changing to the battery backup power supply.