

Optimized Reconfigurable Cell Array (ORCA[™]) 2C Series Field-Programmable Gate Arrays

Features

- High-performance, cost-effective 0.5 µm technology (four-input look-up table delay less than 3.6 ns)
- High density (up to 40,000 usable gates)
- Up to 480 user I/Os
- Fast on-chip user SRAM: 64 bits/logic block
- Nibble-oriented architecture for implementing 4-, 8-, 16-, 32-bit (or wider) bus structures
- Innovative, abundant, and hierarchical nibbleoriented routing resources that allow automatic use of internal gates for all device densities without sacrificing performance
- Four 16-bit look-up tables and four latches/ flip-flops per logic block
- Internal fast carry for arithmetic functions
- TTL or CMOS input thresholds programmable per pin
- Individually programmable drive capability:
 12 mA sink/6 mA source or 6 mA sink/3 mA source
- Built-in boundary scan (IEEE * 1149.1)
- Low power consumption from submicron CMOS process
- Full PCI-bus compliance
- Supported by industry-standard CAE tools for design entry, synthesis, and simulation
- ORCA Foundry Development System support

* *IEEE* is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

Description

The AT&T Optimized Reconfigurable Cell Array (*ORCA*) series is the second generation of SRAMbased field-programmable gate arrays (FPGAs) from AT&T. The ATT2C FPGA series provides seven CMOS FPGAs ranging in complexity from 3,500 to 40,000 gates in a variety of packages, speed grades, and temperature ranges. Table 1 lists the usable gates for the 0.5 μ m *ORCA* 2C series FPGAs: ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40.

The ORCA series FPGA consists of two basic elements: programmable logic cells (PLCs) and programmable input/output cells (PICs). An array of programmable logic cells (PLCs) is surrounded by programmable input/output cells (PICs). Each PLC contains a programmable function unit (PFU). The PLCs and PICs also contain routing resources and configuration RAM. All logic is done in the PFU. Each PFU contains four 16-bit look-up tables (LUTs) and four latches/flip-flops (FFs).

The PLC architecture provides a balanced mix of logic and routing which allows a higher utilized gate/ PFU than alternative architectures. The routing resources carry logic signals between PFUs and I/O pads. The routing in the PLC is symmetrical about the horizontal and vertical axes. This improves routability by allowing a signal to be routed into the PLC from any direction.

Table 1. AT&T ORCA 2C Series FPGAs

Device	Usable Gates	Latches/ Flip- Flops	Max User RAM Bits	User I/Os	Array Size
2C04	3,500-4,300	400	6,400	160	10 x 10
2C06	5,000-6,200	576	9,216	192	12 x 12
2C08	7,000-8,800	784	12,544	224	14 x 14
2C10	9,000-11,400	1024	16,384	256	16 x 16
2C12	12,000-14,600	1296	20,736	288	18 x 18
2C15	15,000-18,000	1600	25,600	320	20 x 20
2C26	22,000-26,000	2304	36,864	384	24 x 24
2C40	35,000-40,000	3600	57,600	480	30 x 30

Page

Table of Contents

Contents

Contents

•

Page

Features	2-5
Description	
ORCA Foundry Development System	
Overview	2-7
Architecture	2-8
Programmable Logic Cells	2-8
Programmable Function Unit	2-8
Look-Up Table Operating Modes	
Latches/Flip-Flops	
PLC Routing Resources	
Routing Resources	
PLC Architectural Description	
Programmable Input/Output Cells	
Inputs	
Outputs	2-24
PIC Routing Resources	2-24
PIC Architectural Description	2-26
PLC-PIC Routing Resources	2-28
Interquad Routing	2-29
ATT2C40 Subquad Routing	2-31
PIC Interquad (MID) Routing	2-33
Programmable Corner Cells	2-34
Programmable Routing	
Special-Purpose Functions	2-34
Clock Distribution Network	2-34
Primary Clock	2-34
Secondary Clock	2-35
FPGA States of Operation	2-37
Initialization	
Configuration	2-38
Start-Up	2-38
Reconfiguration	

Configuration Data Format2-4 Using ORCA Foundry to Generate	0
Configuration RAM Data2-4	0
Configuration Data Frame2-4	
Bit Stream Error Checking 2-4	3
FPGA Configuration Modes2-4	
Master Parallel Mode2-4	3
Master Serial Mode2-4	4
Asynchronous Peripheral Mode2-4	5
Synchronous Peripheral Mode2-4	5
Slave Serial Mode2-4	
Slave Parallel Mode2-4	6
Daisy Chain2-4	7
Readback2-4	8
Boundary Scan2-4	
Boundary-Scan Instructions2-5	
ORCA Boundary-Scan Circuitry2-5	
ORCA Timing Characteristics2-5	
Estimating Power Dissipation2-5	
Pin Information2-5	
Package Compatibility2-6	
Package Thermal Characteristics2-9	
Package Coplanarity2-9	
Package Parasitics 2-9	
Absolute Maximum Ratings2-9	
Recommended Operating Conditions2-9	
Electrical Characteristics2-10	
Timing Characteristics2-10	
Measurement Conditions2-11	
Output Buffer Characteristics2-11	
Ordering Information2-12	0

Description (continued)

The ORCA Foundry Development System is used to process a design from a netlist to a configured FPGA. AT&T provides interfaces and libraries to popular CAE tools for design entry and simulation.

The FPGA's functionality is determined by internal configuration RAM. The FPGA's internal initialization/ configuration circuitry loads the configuration data at powerup or under system control. The RAM is loaded by using one of several configuration modes. The configuration data resides externally in an EEPROM, EPROM, or ROM on the circuit board, or any other storage media. Serial ROMs provide a simple, low pin count method for configuring FPGAs.

ORCA Foundry Development System Overview

The ORCA Foundry Development System interfaces to front-end design entry tools and provides the tools to produce a configured FPGA. In the design flow, the user defines the functionality of the FPGA at two points in the design flow: at design entry and at the bit stream generation stage.

Following design entry, the development system's map, place, and route tools translate the netlist into a routed FPGA. Its bit stream generator is then used to generate the configuration data which is loaded into the FPGA's internal configuration RAM. When using the bit stream generator, the user selects options that affect the functionality of the FPGA. Combined with the frontend tools, *ORCA* Foundry produces configuration data which implements the various logic and routing options discussed in this data sheet.

	111	1 : •		li si	11:		n i ki k						: : []	. 111	11:1	: 1	1.1		l i i	L İ İ	111	L
Г	PTA	PTB	PTC	PTD	PTE	PTF	PTG	PTG	PTH	PTI	TMID	PTK	PTL	PTM	PTN	PTO	PTP	PTQ	PTR	PTS	PTT	
Ĭ		AB	AC	AD	AE	AF	AG	AH	AI	۶		AK	AL	AM	AN	AO	AP	AQ	AR	AS	AT	PRA
ā	BA	BB	BC	BD	BE	BF	BG	BH	BI	BJ	vlQ	BK	BL	BM	BN	BO	AP	BQ	8R	BS	BT	PRB
	CA	СВ	сс	CD	CE	CF	CG	СН	СІ	ເນ		СК	CL	СМ	CN	со	СР	ca	CR	cs	СТ	PRC
dia		DB	DC	DD	DE	DF	DG	DH	DI	ы		DK	DL	DM	DN	DO	DP	DQ	DR	DS	DT	Prid
ŭ	EA	EB	EC	ED	EE	EF	EG	EH	EI	EJ		EK	EL	EM	EN	EO	EP	EQ	ER	ES	ET	PRE
ā	FA	FB	FC	FD	FE	FF	FG	FH	FI	FJ		FK	FL	FM	FN	FO	FP	FQ	FR	FS	FT	PAF
C Id	GA	GB	GC	GD	GE	GF	GG	GН	GI	GJ		GK	GL	GM	GN	GO	GP	GQ	GR	GS	GT	PRG
1	НА	нв	нс	HD	HE	HF	HG	нн	н	нJ		нк	HL	нм	HN	но	HP	нα	HR	HS	нт	PRH
ō	İ IA	IB	ю	D	IE	IF	IG	IH	11	ม		IК	IL	IM	IN	ю	IP	Q	IR	IS	гт	PRI
		JB	JC	JD	JE	JF	JG	JH	JI	μ		JK	JL	JM	JN	JO	JP	JQ	JR	JS	JT	PRJ RMID
UIMI		hIQ									1		·									MID
DI K	, 	КВ	КС	KD	KE	KF	КG	КН	к	КJ		кк	KL	КМ	KN.	ко	KP	КQ	KR.	ĸs	кт	PRK PRL
ia r	+	LB	LC	LD	LE	LF	LG	LH	LI	ω 		LK	<u> </u>	LM	LN	LO	LP	LQ	LA	LS	LT	
	+	MB	мс	MD	ME	MF	MG	мн	MI	MJ		мк	ML	мм	MN	мо	MP	MQ	MR	MS	MT	PRM PRN
Nidic	+	NB	NC	ND	NE	NF	NG	NH	NI	NJ		NK	NL	NM	NN	NO	NP	NQ	NR	NS	NT	RNF
	_	ОВ	oc	OD	OE	OF	OG	он	01	OJ		ок	OL	ом	ON	00	OP	00	OR	os	от	PRO F
	-	PB	PC	PD	PE	PF	PG	PH	PI	PJ		РК	PL	РМ	PN	PO	PP	PQ	PR	PS	PT	PRPF
	_	QB	QC	QD	QE	QF	QG	QH	QI	QJ		QK	QL	ΩМ	QN	QO	QP	00	QR	as	QT	PROF
ā		RB	RC	RD	RE	RF	RG	RH	RI	RJ		RK	RL	RM	RN	RO	RP	RQ	RR	RS	RT	PRR
ā		SB	SC	SD	SE	SF	SG	SH	SI	SJ		SK	S∟	SM	SN	so	SP	sa	SR	SS	ST	PRS
6	-	TB	TC	TD	TE	TF	TG	TH	TI	TJ	DAUS	TK	TL	TM	TN	то	TP	TQ	TR	TS	TT	PRT
L	PBA	PBB	PBC	PBD	PBE	PBF	PBG	PBH	PBI	PBJ	BMID	PBK	PBL	PBM	PBN	PBO	PBP	PBQ	PBR	PBS	PBT	1
							· · · ·															

Figure 1. ATT2C15 Array

AT&T Microelectronics

Architecture

The ORCA Series FPGA is comprised of two basic elements: PLCs and PICs. Figure 1 shows an array of programmable logic cells (PLCs) surrounded by programmable input/output cells (PICs). The ATT2C15 has PLCs arranged in an array of 20 rows and 20 columns. PICs are located on all four sides of the FPGA between the PLCs and the IC edge. The location of a PLC is indicated by its row and column so that a PLC in the second row and third column is BC. PICs are indicated similarly, with PT (top) and PB (bottom) designating rows and PL (left) and PR (right) designating columns, followed by a letter. The routing resources and configuration RAM are not shown, but the interquad routing blocks (hIQ, vIQ) present in the 2C series are.

Each PIC contains the necessary I/O buffers to interface to bond pads. The PICs also contain the routing resources needed to connect signals from the bond pads to/from PLCs. The PICs do not contain any useraccessible logic elements, such as flip-flops.

Combinatorial logic is done in look-up tables (LUTs) located in the PFU. The PFU can be used in different modes to meet different logic requirements. The LUT's configurable medium-/large-grain architecture can be used to implement from one to four combinatorial logic functions. The flexibility of the LUT to handle wide input functions as well as multiple smaller input functions maximizes the gate count/PFU.

Programmable Logic Cells

The programmable logic cell (PLC) consists of a programmable function unit (PFU) and routing resources. All PLCs in the array are identical. The PFU, which contains four LUTs and four latches/FFs for logic implementation, is discussed in the next section.

Programmable Function Unit

The programmable function units (PFUs) are used for logic. The PFU has 19 external inputs and six outputs and can operate in several modes. The functionality of the inputs and outputs depends on the operating mode.

The PFU uses three input data buses (a[4:0], b[4:0], wd[3:0]), four control inputs (c0, ck, ce, lsr), and a carry input (cin); the last is used for fast arithmetic functions. There is a 5-bit output bus (o[4:0]) and a carry-out (cout).

Figure 2 and Figure 3 show high-level and detailed views of the ports in the PFU, respectively. The ports are referenced with a two- to four-character suffix to a PFU's location. As mentioned, there are two 5-bit input data buses (a[4:0] and b[4:0]) to the LUT, one 4-bit input data bus (wd[3:0]) to the latches/FFs, and an output data bus (o[4:0]).



5-2750(M)2c



The PFU is used in a variety of modes, as illustrated in Figures 4 through 11, and it is these specific modes which are most relevant to PFU functionality.

The PFU does combinatorial logic in the LUT and sequential logic in the latches/FFs. The LUT is static random access memory (SRAM) and can be used for read/write or read-only memory. Table 2 lists the basic operating modes of the LUT. The operating mode affects the functionality of the PFU input and output ports and internal PFU routing.





For example, in some operating modes, the wd[3:0] inputs are direct data inputs to the PFU latches/FFs. In the dual 16 x 2 memory mode, the same wd[3:0] inputs are used as a 4-bit data input bus into LUT memory.

Figure 3 shows the four latches/FFs and the 64-bit look-up table (LUT) in the PFU. Each latch/FF can accept data from the LUT. Alternately, the latches/FFs can accept direct data from wd[3:0], eliminating the LUT delay if no combinatorial function is needed. The LUT outputs can bypass the latches/FFs, which reduces the delay out of the PFU. The pdilr[3:0] and pditb[3:0] inputs allow fast input from an I/O pad to the latches/FFs in the two closest PLCs perpendicular to the PIC containing the I/O pad. It is possible to use the LUT and latches/FFs more or less independently. For example, the latches/FFs can be used as a 4-bit shift register, and the LUT can be used to detect when a register has a particular pattern in it.

PFU Control Inputs

The four control inputs to the PFU are clock (ck), local set/reset (lsr), clock enable (ce), and c0. The ck, ce, and lsr inputs control the operation of all four latches in the PFU. An active-low global set/reset (gsrn) signal is also available to the latches/FFs in every PFU. Their operation is discussed briefly here, and in more detail in the Latches/Flip-Flops section. The polarity of the control inputs can be inverted.

The ck input is distributed to each PFU from a vertical or horizontal net. The ce input inhibits the latches/FFs from responding to data inputs. The ce input can be disabled, always enabling the clock. Each latch/FF can be independently programmed to be a set or reset by the lsr and the global set/reset (gsrn) signals. Each PFU's lsr input can be configured as synchronous or asynchronous. The gsrn signal is always asynchronous. The lsr signal applies to all four latches/FFs in a PFU. The lsr input can be disabled (the default). The asynchronous set/reset is dominant over clocked inputs.

The c0 input is used as an input in combinatorial logic functions and as a carry input. It is used as an input into special PFU logic gates in wide input functions. The c0 input can be disabled (the default).

Look-Up Table Operating Modes

The LUT can be configured to operate in one of three general modes:

- Combinatorial logic mode
- Ripple mode
- Memory mode

The combinatorial logic mode uses a 64-bit look-up table (LUT) to implement Boolean functions. The two 5-bit logic inputs, a[4:0] and b[4:0], and the c0 input are used as LUT inputs. The use of these ports changes based on the PFU operating mode.

Table 2. Look-Up Table Operating Modes

Mode	Function
F4A	Two functions of four inputs, some inputs shared (QLUT2/QLUT3)
F4B	Two functions of four inputs, some inputs shared (QLUT0/QLUT1)
F5A	One function of five inputs (HLUTA)
F5B	One function of five inputs (HLUTB)
MA	16 x 2 memory (HLUTA)
MB	16 x 2 memory (HLUTB)
R	Ripple—LUT

For combinatorial logic, the LUT can be used to do any single function of six inputs, any two functions of five inputs, or four functions of four inputs (with some inputs shared), and three special functions based on the two five-input functions and c0.

The functionality of the LUT is determined by its operating mode. The entries in Table 2 show the basic modes of operation for combinatorial logic, ripple, and memory functions in the LUT. Depending on the operating mode, the LUT can be divided into sub-LUTs. The LUT is comprised of two 32-bit half look-up tables, HLUTA and HLUTB. Each half look-up table (HLUT) is comprised of two quarter look-up tables (QLUTs). HLUTA consists of QLUT2 and QLUT3, while HLUTB consists of QLUT0 and QLUT1. The outputs of QLUT0, QLUT1, QLUT2, and QLUT3 are f0, f1, f2, and f3, respectively.

If the LUT is configured to operate in the ripple mode, it cannot be used for basic combinatorial logic or memory functions. In modes other than the ripple mode, combinations of operating modes are possible. For example, the LUT can be configured as a 16 x 2 RAM in one HLUT and a five-input combinatorial logic function in the second HLUT. This can be done by configuring HLUTA in the MA mode and HLUTB in the F5B mode (or vice versa).

F4A/F4B Mode — Two Four-Input Functions

Each HLUT can be used to implement two four-input combinatorial functions, but the total number of inputs into each HLUT cannot exceed five. The two QLUTs within each HLUT share three inputs. In HLUTA, the a1, a2, and a3 inputs are shared by QLUT2 and QLUT3. Similarly, in HLUTB, the b1, b2, and b3 inputs are shared by QLUT0 and QLUT1. The four outputs are f0, f1, f2, and f3. The use of the LUT for four functions of up to four inputs each is given in Figure 4.



Figure 4. F4 Mode—Four Functions of Four Input Variables

F5A/F5B Mode—One Five-Input Variable Function

Each HLUT can be used to implement any five-input combinatorial function. The input ports are a[4:0] and b[4:0], and the output ports are f0 and f3. One five or less input function is input into a[4:0], and the second five or less input function is input into b[4:0]. The results are routed to the latch/FF d0 and latch/FF d3 inputs, or directly to the outputs o0 and o3. The use of the LUT for two independent functions of up to five inputs is given in Figure 5. In this case, the LUT is configured in the F5A and F5B modes. As a variation, the LUT can do one function of up to five input variables and two four-input functions using F5A and F4B modes or F4A and F5B modes.

F5M and F5X Modes — Special Function Modes

The PFU contains logic to implement two special function modes which are variations on the F5 mode. As with the F5 mode, the LUT implements two independent five-input functions. Figure 6 and Figure 7 show the schematics for F5M and F5X modes. The F5X and F5M functions differ from the basic F5A/F5B functions in that there are three logic gates which have inputs from the LUT. In some cases, this can be used for faster and/or wider logic functions. The HLUTs operate as in the F5 mode, providing outputs on f0 and f3. The resulting output is then input into a NAND and either a multiplexer in F5M mode or an exclusive OR in F5X mode.



Figure 5. F5 Mode—Two Functions of Five Input Variables

As shown, two of the three inputs into the NAND, XOR, and MUX gates, f0 and f3, are from the LUT. The third input is from the c0 input into PFU. The output of the special function (either XOR or MUX) is f1. Since the XOR and multiplexer share the f1 output, the F5X and F5M modes are mutually exclusive. The output of the NAND is f2.

To use either the F5M or F5X functions, the LUT must be in the F5A/F5B mode. In both the F5X and F5M functions, the outputs of the five-input combinatorial functions, f0 and f3, are also usable simultaneously with the logic gate outputs.

The output of the multiplexer is:

 $f1 = (HLUTA \times c0) + (HLUTB \times \overline{c0})$

 $f1 = (f3 \times c0) + (f0 \times \overline{c0})$

The output of the exclusive OR is:

 $f1 = HLUTA \oplus HLUTB \oplus c0$

 $f1 = f3 \oplus f0 \oplus c0$

The output of the NAND is:

$$f2 = HLUTA \times HLUTB \times c0$$

 $f2 = \overline{f3 \times f0 \times c0}$



Figure 6. F5M Mode—Multiplexed Function of Two Independent Five-Input Variable Functions

F5M Mode — One Six-Input Variable Function

The LUT can be used to implement any function of six input variables. As shown in Figure 8, five input signals are routed into both the a[4:0] and b[4:0] ports, and the c0 port is used for the sixth input. The output port is f1.







Figure 8. F5M Mode-One Six-Input Variable Function

Ripple Mode

The LUT can do nibble-wide ripple functions with highspeed carry logic. The QLUTs each have a dedicated carry-out net to route the carry to/from the adjacent QLUT. Using the internal carry circuits, fast arithmetic and counter functions can be implemented in one PFU. Similarly, each PFU has carry-in and carry-out ports for fast carry routing between adjacent PFUs.

The ripple mode is generally used in operations on two 4-bit buses. Each QLUT has two operands and a ripple input, and provides a result and ripple (generally carry) output. A single bit is rippled from the previous QLUT and is used as input into the current QLUT. For QLUT0, the ripple input is from the PFU cin port. The cin data can come from either the fast carry routing or the PFU input b4, or it can be tied to logic 1 or logic 0.

The result output and ripple output are calculated by using generate/propagate circuitry. In ripple mode, the two operands are input into a[3:0] and b[3:0]. The four results bits, one per QLUT, are f[3:0] (see Figure 9). The ripple output from QLUT3 can be routed to dedicated carry-out circuitry into any of four adjacent PLCs, or it can be placed on the o4 PFU output, or both. This allows for cascading PLCs in the ripple mode so that nibble-wide ripple functions can be easily expanded to any length. If an up/down counter or adder/subtracter is needed, the control signal is input on a4.

AT&T Microelectronics





Figure 9. Ripple Mode

5-2756(M)

Each QLUT generates two separate outputs. One of the two outputs selects whether the carry-in is to be propagated to the carry-out of the current QLUT or if the carry-out needs to be generated. The resulting output is placed on the QLUT output. The result bit is created in one half of the QLUT from a single bit from each input bus along with the ripple input bit. These inputs are also used to create the programmable propagate.

Memory Modes — MA and MB Modes

The LUT in the PFU can be configured as either read/ write or read-only memory. A read/write address (a[3:0],b[3:0]), write data (wd[1:0], wd[3:2]), and two write enable (wea, web) ports are used for memory. In memory mode, each HLUT can be used as a 16 x 2 memory. Each HLUT is configured independently, allowing functions such as 16 x 4 memory or a 16 x 2 memory in one HLUT and a logic function of five input variables or less in the other HLUT.

Figure 10 illustrates the use of the LUT for a 16 x 4 memory. When the LUTs are used as memory, there are independent address, input data, and output data buses. If the LUT is used as a 16 x 4 read/write memory, the a[3:0] and b[3:0] ports are address inputs. The a4 and b4 ports are write-enable (we) signals. The wd[3:0] inputs are the data inputs. The f[3:0] data outputs can be routed out on the o[4:0] PFU outputs or to the latch/FFs d[3:0] inputs.

To increase memory address locations (e.g., 32×4), two or more PLCs can be used. The address and write data inputs for the two PLCs are tied together (bit by bit) and the data outputs are routed through a 3-statable BIDI and then tied together (bit by bit).



Figure 10. MA/MB Mode—16 x 4 RAM

The write enable and read enable for each PLC is created from an extended address. The read enable is connected to the 3-state enable input to the BIDIs for a given PLC and then used to enable the 4 bits of data from a PLC onto the read data bus.

To increase the memory's word size (e.g., 16×8), two or more PLCs are used again. The address and write enable of the PLCs are tied together, and the data is different for each PLC. Increasing both the address locations and word size is done by using a combination of these two techniques.

The LUT can also be used for both memory and a combinatorial logic function simultaneously. Figure 11 shows the use of a LUT implementing a 16 x 2 RAM (HLUTA) and any function of up to five input variables (HLUTB).



5-2845(M)



Latches/Flip-Flops

The four latches/FFs in the PFU can be used in a variety of configurations. In some cases, the configuration options apply to all four latches/FFs in the PFU. For other options, each latch/FF is independently programmable.

Table 3 summarizes these latch/FF options. The latches/FFs can be configured as either positive or negative level sensitive latches, or positive or negative edge-triggered flip-flops. All latches/FFs in a given PFU share the same clock, and the clock to these latches/ FFs can be inverted. The input into each latch/FF is from either the corresponding QLUT output (f[3:0]) or the direct data input (wd[3:0]). For latches/FFs located in the two outer rings of PLCs, additional inputs are possible. These additional inputs are fast paths from I/O pads located in PICs perpendicular to the PLCs. If the latch/FF is not located in the two outer rings of the PLCs, the latch/FF input can also be tied to logic 0, which is the default. The four latch/FF outputs, q[3:0], can be placed on the five PFU outputs, o[4:0].

Table 3. Configuration RAM Controlled Latch/Flip-Flop Operation

Function	Options					
Functionality Common to All Latch/FFs in PFU						
LSR Operation	Asynchronous or Synchronous					
Clock Polarity	Noninverted or Inverted					
Front-End Select	Direct (wd[3:0]) or from LUT (f[3:0])					
Functionality Set Inc	fividually in Each Latch/FF in PFU					
Latch/FF Mode	Latch or Flip-Flop					
Set/Reset Mode	Set or Reset					

The four latches/FFs in a PFU share the clock (ck), clock enable (ce), and local set/reset (lsr) inputs. When ce is disabled, each latch/FF retains its previous value when clocked, unless there is an asynchronous set/ reset. Both the clock enable and lsr inputs can be inverted to be active-low.

The set/reset operation of the latch/FF is controlled by two parameters: reset mode and set/reset value. When the global (gsrn) or local set/reset (lsr) are active, the storage element operates normally as a latch or FF. The reset mode is used to select a synchronous or asynchronous lsr operation. If synchronous, lsr is enabled if clock enable (ce) is active. The clock enable is supported on FFs, not latches. The clock enable function is implemented by using a two-input multiplexer on the FF input, with one input being the previous state of the FF and the other input being the new data applied to the FF. The select of this two-input multiplexer is clock enable (ce), which selects either the new data or the previous state. When ce is inactive, the FF output does not change when the clock edge arrives.

The global reset (gsrn) is only asynchronous, and it sets/resets all latches/FFs in the FPGA based upon the set/reset configuration bit for each latch/FF. The set/ reset value determines whether gsrn and lsr are set or reset inputs. The set/reset value is independent for each latch/FF.

If the local set/reset is not needed, the latch/FF can be configured to have a data front-end select. Two data inputs are possible in the front-end select mode, with the lsr signal used to select which data input is used. The data input into each latch/FF is from the output of its associated QLUT f[3:0] or direct from wd[3:0], bypassing the LUT. In the front-end data select mode, both signals are available to the latches/FFs.

For PLCs that are in the two outside rows or columns of the array, the latch/FFs can have two inputs in addition to the f and wd inputs mentioned above. One input is from an I/O pad located at the PIC closest to either the left or right of the given PLC (if the PLC is in the left two columns or right two columns of the array). The other input is from an I/O pad located at the closest PIC either above or below the given PLC (if the PLC is in the top or the bottom two rows). It should be noted that both inputs are available for a 2 x 2 array of PLCs in each corner of the array. For the entire array of PLCs, if either or both of these inputs is unavailable, the latch/ FF can be tied to a logic 0 instead.

To speed up the interface between signals external to the FPGA and the latches/FFs, there are direct paths from latch/FF outputs to the I/O pads. This is done for each PLC that is adjacent to a PIC. The latches/FFs can be configured in three modes:

- 1. Local synchronous set/reset: the input into the PFU's lsr port is used to synchronously set or reset each latch/FF.
- 2. Local asynchronous set/reset: the input into Isr asynchronously sets or resets each latch/FF.
- 3. Latch/FF with front-end select: the data select signal (actually lsr) selects the input into the latches/FFs between the LUT output and direct data in.

For all three modes, each latch/FF can be independently programmed as either set or reset. Each latch/ FF in the PFU is independently configured to operate as either a latch or flip-flop. Figure 12 provides the logic functionality of the front-end select, global set/reset, and local set/reset operations.

AT&T Microelectronics



Figure 12. Latch/FF Set/Reset Configurations

PLC Routing Resources

Routing Resources

Generally, the ORCA Foundry Development System is used to automatically route interconnections. Interactive routing with the ORCA Foundry design editor $(EPIC^*)$ is also available for design optimization. To use EPIC for interactive layout, an understanding of the routing resources is needed and is provided in this section.

The routing resources consist of switching circuitry and metal interconnect segments. Generally, the metal lines which carry the signals are designated as routing nodes (R-nodes). The switching circuitry connects the routing nodes, providing one or more of three basic functions: signal switching, amplification, and isolation. A net running from a PFU or PIC output (source) to a PLC or PIC input (destination) consists of one or more R-nodes, connected by switching circuitry designated as configurable interconnect points (CIPs).

The following sections discuss PLC, PIC, and interquad routing resources. This section discusses the PLC switching circuitry, intra-PLC routing, inter-PLC routing, and clock distribution.

* EPIC is a trademark of NeoCAD, Inc.

Configurable Interconnect Points

The process of connecting R-nodes uses three basic types of switching circuits: two types of configurable interconnect points (CIPs) and bidirectional buffers (BIDIs). The basic element in CIPs is one or more pass transistors, each controlled by a configuration RAM bit. The two types of CIPs are the mutually exclusive, or multiplexed, CIP and the independent CIP.

A mutually exclusive set of CIPs contains two or more CIPs, only one of which can be on at a time. An independent CIP has no such restrictions and can be on independent of the state of other CIPs. Figure 13 shows an example of both types of CIPs.



Figure 13. Configurable Interconnect Point

3-Statable Bidirectional Buffers

Bidirectional buffers provide isolation as well as amplification for signals routed a long distance. Bidirectional buffers are also used to drive signals directly onto either vertical or horizontal xL and xH R-nodes (to be described later in the inter-PLC routing section). BIDIs are also used to indirectly route signals through the switching R-nodes. Any number from zero to eight BIDIs can be used in a given PLC.

The BIDIs in a PLC are divided into two nibble-wide sets of four (BIDI and BIDIH). Each of these sets has a separate BIDI controller which can have an application net connected to its TRI input which is used to 3-state enable the BIDIs. Although only one application net can be connected to both BIDI controllers, the sense of this signal (active-high, active-low, or ignored) can be configured independently. Therefore, one set can be used for driving signals, the other set can be used to create 3-state buses, both sets can be used for 3-state buses, and so forth.



Figure 14. 3-Statable Bidirectional Buffers

Intra-PLC Routing

The function of the intra-PLC routing resources is to connect the PFU's input and output ports to the routing resources used for entry to and exit from the PLC. These are nets for providing PFU feedback, turning corners, or switching from one type of routing resource to another.

PFU input and Output Ports. There are nineteen input ports to each PFU. The PFU input ports are labelled a[4:0], b[4:0], wd[3:0], c0, ck, lsr, cin, and ce. The six output ports are o[4:0] and cout. These ports correspond to those described in the PFU section.

Switching R-Nodes. There are four sets of switching R-nodes in each PLC, one in each corner. Each set consists of five switching elements, labelled sul[4:0], sur[4:0], sll[4:0], and slr[4:0], for the upper-left, upperright, lower-left, and lower-right sections of the PFUs, respectively. The switching R-nodes connect to the PFU inputs and outputs as well as the BIDI and BIDIH R-nodes, to be described later. They also connect to both the horizontal and vertical x1 and x4 R-nodes (inter-PLC routing resources, described below) in their specific corner.

One of the four sets of switching R-nodes can be connected to a set of switching R-nodes in each of the four adjacent PLCs or PICs. This allows direct routing of up to five signals without using inter-PLC routing.

BIDI/BIDIH R-Nodes. There are two sets of bidirectional R-nodes in the PLC, each set consisting of four bidirectional buffers. They are designated BIDI and BIDIH and have similar functionality. The BIDI R-nodes are used in conjunction with the xL R-nodes, and the BIDIH R-nodes are used in conjunction with the xH Rnodes. Each side of the four BIDIs in the PLC is connected to a BIDI R-node on the left (BL[3:0]) and on the right (BR[3:0]). These R-nodes can be connected to the xL R-nodes through CIPs, with BL[3:0] connected to the vertical xL R-nodes. Both BL[3:0] and BR[3:0] have CIPs which connect to the switching R-nodes.

Similarly, each side of the four BIDIHs is connected to a BIDIH R-node: BLH[3:0] on the left and BRH[3:0] on the right. These R-nodes can also be connected to the xH R-nodes through CIPs, with BLH[3:0] connected to the vertical xH R-nodes and BRH[3:0] connected to the horizontal xH R-nodes. Both BLH[3:0] and BRH[3:0] have CIPs which connect to the switching R-nodes.

CIPs are also provided to connect the BIDIH and BIDIL R-nodes together on each side of the BIDIs. For example, BLH3 can connect to BL3, while BRH3 can connect to BR3.

AT&T Microelectronics

Inter-PLC Routing Resources

The inter-PLC routing is used to route signals between PLCs. The R-nodes occur in groups of four, and differ in the numbers of PLCs spanned. The x1 R-nodes span one PLC, the x4 R-nodes span four PLCs, the xH R-nodes span one-half the width (height) of the PLC array, and the xL R-nodes span the width (height) of the PLC array. All types of R-nodes run in both horizon-tal and vertical directions.

Table 4 shows the groups of inter-PLC R-nodes in each PLC. In the table, there are two rows/columns each for x1 and x4 lines. In the design editor, the horizontal x1 and x4 R-nodes are located above and below the PFU. Similarly, the vertical segments are located on each side. The xL and xH R-nodes only run below and to the left of the PFU. The indexes specify individual R-nodes within a group. For example, the vx4[2] R-node runs vertically to the left of the PFU, spans four PLCs, and is the third line in the 4-bit wide bus.

Table 4. Inter-PLC Routing Resources

Horizontal R-Nodes	Vertical R-Nodes	Distance Spanned				
hx1[3:0]	vx1[3:0]	One PLC				
hx1[7:4]	vx1[7:4]	One PLC				
hx4[3:0]	vx4[3:0]	Four PLCs				
hx4[7:4]	vx4[7:4]	Four PLCs				
hxL[3:0]	vxL[3:0]	PLC Array				
hxH[3:0]	vxH[3:0]	1/2 PLC Array				
ckl, ckr	ckt, ckb	PLC Array				

Figure 15 shows the inter-PLC routing within one PLC. Figure 16 provides a global view of inter-PLC routing resources across multiple PLCs.



Figure 15. Single PLC View of Inter-PLC R-Nodes

x1 R-Nodes. There are a total of 16 x1 R-nodes per PLC: eight vertical and eight horizontal. Each of these is subdivided into nibble-wide buses: hx1[3:0], hx1[7:4], vx1[3:0], and vx1[7:4]. An x1 line is one PLC long. If a net is longer than one PLC, an x1 R-node can be lengthened to n times its length by turning on n - 1 CIPs. A signal is routed onto an x1 R-node via the switching R-nodes.

x4 R-Nodes. There are four sets of four x4 R-nodes, for a total of 16 x4 R-nodes per PLC. They are hx4[3:0], hx4[7:4], vx4[3:0], and vx4[7:4]. Each set of x4 R-nodes is twisted each time it passes through a PLC, and one of the four is broken with a CIP. This allows a signal to be routed for a length of four cells in any direction on a single line without additional CIPs. The x4 R-nodes can be used to route any nets that require minimum delay. A longer net is routed by connecting two x4 R-nodes together by a CIP. The x4 R-nodes are accessed via the switching R-nodes.

xL R-Nodes. The long xL R-nodes run vertically and horizontally the height and width of the array, respectively. There are a total of eight xL R-nodes per PLC: four horizontal (hxL[3:0]) and four vertical (vxL[3:0]). Each PLC column has four xL lines, and each PLC row has four xL R-nodes. Each of the xL R-nodes connects to the two PICs at either end. The ATT2C12, which consists of a 18 x 18 array of PLCs, contains 72 vxL and 72 hxL R-nodes. They are intended primarily for global signals which must travel long distances and require minimum delay and/or skew, such as clocks.

There are three methods for routing signals onto the xL R-nodes. In each PLC, there are two long line drivers: one for a horizontal xL R-node, and one for a vertical xL R-node. Using the long line drivers produces the least delay. The xL R-nodes can also be driven directly by PFU outputs using the BIDI R-nodes. In the third method, the xL R-nodes are accessed by the bidirectional buffers, again using the BIDI R-nodes.

xH R-nodes. Four by half (xH) R-nodes run horizontally and four xH R-nodes run vertically in each row and column in the array. These R-nodes travel a distance of one-half the PLC array before being broken in the middle of the array, where they connect to the interquad block (discussed later). They also connect at the periphery of the FPGA to the PICs, like the xL R-nodes. The xH R-nodes do not twist like xL R-nodes, allowing nibble-wide buses to be routed easily.

Two of the three methods of routing signals onto the xL R-nodes can also be used for the xH R-nodes. A special xH line driver is not supplied for the xH R-nodes.

Clock R-Nodes. For a very fast and low-skew clock (or other global signal tree), clock R-nodes run the entire height and width of the PLC array. There are two horizontal clock R-nodes per PLC row (CKL, CKR) and two vertical clock R-nodes per PLC column (CKT, CKB). The source for these clock R-nodes can be any of the four I/O buffers in the PIC. The horizontal clock Rnodes in a row (CKL and CKR) are driven by the left and right PICs, respectively. The vertical clock R-nodes in a column (CKT, CKB) are driven by the top and bottom PICs, respectively.

The clock R-nodes are designed to be a clock spine. In each PLC, there is a fast connection available from the clock R-node to the long-line driver (described earlier). With this connection, one of the clock R-nodes in each PLC can be used to drive one of the four xL R-nodes perpendicular to it, which, in turn, creates a clock tree. This feature is discussed in detail in the clock distribution section.

Minimizing Routing Delay

The CIP is an active element used to connect two Rnodes. As an active element, it adds significantly to the resistance and capacitance of a net, thus increasing the net's delay. The advantage of the x1 R-node over a x4 R-node is routing flexibility. A net from PLC db to PLC cb is easily routed by using x1 R-nodes. As more CIPs are added to a net, the delay increases. To increase speed, routes that are greater than two PLCs away are routed on the x4 R-nodes because a CIP is located only in every fourth PLC. A net which spans eight PLCs requires seven x1 R-nodes and six CIPs. Using x4 R-nodes, the same net uses two R-nodes and one CIP.

All routing resources in the PLC can carry 4-bit buses. In order for data to be used at a destination PLC that is in data path mode, the data must arrive unscrambled. For example, in data path operation, the least significant bit 0 must arrive at either a[0] or b[0]. If the bus is to be routed by using either x4 or xL R-nodes (both of which twist as they propagate), the bus must be placed on the appropriate lines at the source PLC so that the data arrives at the destination unscrambled. The switching R-nodes provide the most efficient means of connecting adjacent PLCs. Signals routed with these R-nodes have minimum propagation delay.



PLC Routing Resources (continued)



PLC Architectural Description

Figure 17 is an architectural drawing of the PLC which reflects the PFU, the R-nodes, and the CIPs. A discussion of each of the letters in the drawing follows.

A. These are switching R-nodes which give the router flexibility. In general switching theory, the more levels of indirection in the routing, the more routable the network. The switching R-nodes can also connect to adjacent PLCs.

The switching R-nodes provide direct connections to PLCs directly to the top, bottom, left, and right, without using other routing resources. The ability to disable this connection between PLCs is provided so that each side of these connections can be used exclusively as switching R-nodes in their respective PLC.

- B. These CIPs connect the x1 routing. These are located in the middle of the PLC to allow the block to connect to either the left end of the horizontal x1 Rnode from the right or the right end of the horizontal x1 R-node from the left, or both. By symmetry, the same principle is used in the vertical direction. The x1 lines are not twisted, making them suitable for data paths.
- C. This set of CIPs is used to connect the x1 and x4 nets to the switching R-nodes or to other x1 and x4 nets. The CIPs on the major diagonal allow data to be transmitted from x1 nets to the switching Rnodes without being scrambled. The CIPs on the major diagonal also allow unscrambled data to be passed between the x1 and x4 nets.

In addition to the major diagonal CIPs for the x1 lines, other CIPs provide an alternative entry path into the PLC in case the first one is already used. The other CIPs are arrayed in two patterns, as shown. Both of these patterns start with the main diagonal, but the extra CIPs are arrayed on either a parallel diagonal shifted by one or shifted by two (modulo the size of the vertical bus (5)). This allows any four application nets incident to the PLC corner to be transferred to the five switching R-nodes in that corner. Many patterns of five nets can also be transferred. D. The x4 R-nodes are twisted at each PLC. One of the four x4 lines is broken with a CIP, which allows a signal to be routed a distance of four PLCs in any direction on a single R-node without an intermediate CIP. The x4 R-nodes are less populated with CIPs than the x1 lines to increase their speed. A CIP can be enabled to extend an x4 R-node four more PLCs, and so on.

For example, if an application signal is routed onto hx4[4] in a PLC, it appears on hx4[5] in the PLC to the right. This signal step-up continues until it reaches hx4[7], two PLCs later. At this point, the user can break the connection or continue the signal for another four PLCs.

- E. These symbols are bidirectional buffers (BIDIs). There are four BIDIs per PLC, and they provide signal amplification as needed to decrease signal delay. The BIDIs are also used to transmit signals on xL lines.
- F. These are the BIDI and BIDIH controllers. The 3state control signal can be disabled. They can be configured as active-high or active-low independently of each other.
- **G.** This set of CIPs allows a BIDI to get or put a signal from one set of switching R-nodes on each side. The BIDIs can be accessed by the switching R-nodes. These CIPs allow a nibble of data to be routed though the BIDIs and continue to a subsequent block. They also provide an alternative routing resource to improve routability.
- H. These CIPs are used to take data from/to the BIDIs to/from the xL R-nodes. These CIPs have been optimized to allow the BIDI buffers to drive the large load usually seen when using xL R-nodes.
- I. Each latch/FF can accept data: from a LUT output; a direct data input signal from general routing; or, as in the case of PLCs located in the two rows (columns) adjacent to PICs, directly from the pad. In addition, the LUT outputs can bypass the latches/FFs completely and output data on the general routing resources. The four inputs shown are used as the direct input to the latches/FFs from general routing resources. If the LUT is in memory mode, the four inputs wd[3:0] are the data input to the memory.

÷



PLC Architectural Description (continued)

Figure 17. PLC Architecture

5-2833(M)2C

PLC Architectural Description

(continued)

- J. Any five of the eight output signals can be routed out of the PLC. The eight signals are the four LUT outputs (f0, f1, f2, and f3) and the four latch/FF outputs (q0, q1, q2, and q3). This allows the user to access all four latch/FF outputs, read the present state and next state of a latch/FF, build a 4-bit shift register, etc, Each of the outputs can drive any number of the five PFU outputs. The speed of a signal can be increased by dividing its load among multiple PFU output drivers.
- K. These lines deliver the auxiliary signals clock enable and set/reset to the latches/FFs. All four of the latches/FFs share these signals.
- L. This is the clock input to the latches/FFs. Any of the horizontal and vertical xH or xL lines can drive the clock of the PLC latches/FFs. Long line drivers are provided so that a PLC can drive one xL R-node in the horizontal direction and one xL R-node in the vertical direction. The xL lines in each direction exhibit the same properties as x4 lines, except there are no CIPs. The clock R-nodes (ckl, ckr, ckt, and ckb) and multiplexers/drivers are used to connect to the xL R-nodes for low-skew, low-delay global signals.

The long lines run the length or width of the PLC array. They rotate to allow four PLCs in one row or column to generate four independent global signals. These lines do not have to be used for clock routing. Any highly used application net can use this resource, especially one requiring low skew.

M. These R-nodes are used to route the fast carry signal to/from the neighboring four PLCs. The carry-out (cout) of the PFU can also be routed out of the PFU onto the fifth output (o4). The carry-in (cin) signal can also be supplied by the b4 input to the PFU.

- N. These are the 11 logic inputs to the LUT. The a[4:0] inputs are provided into HLUTA, and the b[4:0] inputs are provided into HLUTB. The c0 input bypasses the main LUT and is used in the pfumux, pfuxor, and pfunand functions (F5M, F5X modes). Since this input bypasses the LUT, it can be used as a fast path around the LUT, allowing the implementation of fast, wide combinatorial functions. The c0 input can be disabled or inverted.
- **O**. The xH R-nodes run one-half the length (width) of the array before being broken by a CIP.
- P. The BIDIHs are used to access the xH R-nodes.
- Q. The BIDIH R-nodes are used to connect the BIDIHs to the xsw R-nodes, the xH R-nodes, or the BIDI R-nodes.
- **R**. These CIPs connect the BIDI R-nodes and the BIDIH R-nodes.
- S. These are clock R-nodes (ckt, ckb, ckl, and ckr) with the multiplexers and drivers to connect to the xL R-nodes.
- T. These CIPs connect x1 R-nodes which cross in each corner to allow turns on the x1 R-nodes without using the xsw R-nodes.
- U. These CIPs connect x4 R-nodes and xsw R-nodes, allowing nets that run a distance that is not divisible by four to be routed more efficiently.
- V. This routing structure allows any PFU output, including LUT and latch/FF outputs, to be placed on o4 and be routed onto the fast carry routing.
- W. This routing structure allows the fast carry routing to be routed onto the c0 PFU input.

The programmable input/output cells (PICs) are located along the perimeter of the device. Each PIC interfaces to four bond pads and contains the necessary routing resources to provide an interface between I/O pads and the PLCs. Each PIC is composed of input buffers, output buffers, and routing resources as described below. Table 5 provides an overview of the programmable functions in an I/O cell. Figure 18 is a simplified diagram of the functionality of the ORCA series I/O cells.

Table 5. Input/Output Cell Options

Input	Option
Input Levels	TTL/CMOS
Input Speed	Fast/Delayed
Float Value	Pull-up/Pull-down/None
Direct-in to FF	Fast/Delayed
Output	Option
Output Drive	12 mA/6 mA or 6 mA/3 mA
Output Speed	Fast/Slewlim/Sinklim
Output Source	FF Direct-out/General Routing
Output Sense	Active-high/-low
3-State Sense	Active-high/-low (3-state)

Inputs

Each I/O can be configured to be either an input, an output, or bidirectional I/O. Inputs can be configured as either TTL or CMOS compatible. To allow zero hold time on PLC latches/FFs, the input signal can be delayed. Pull-up or pull-down resistors are available on inputs to minimize power consumption.

A fast path from the input buffer to the clock R-nodes is also provided. Any one of the four I/O pads on any PIC can be used to drive the clock R-node generated in that PIC. To reduce the time required to input a signal into the FPGA, a dedicated path (pdin) from the I/O pads to the PFU flip-flops is provided. Like general input signals, this signal can be configured as normal or delayed. The delayed direct input can be selected independently from the delayed general input. If the fast clock routing is selected from a given I/O pad, then the direct input signal is automatically delayed, decreasing the delay of the fast clock.

Inputs should have transition times of less than 500 ns and should not be left floating. If an input can float, a pull-up or pull-down should be enabled. Floating inputs increase power consumption, produce oscillations, and increase system noise. The inputs have a typical hysteresis of approximately 280 mV to reduce sensitivity to input noise. The PIC contains input circuitry which provides protection against latch-up and electrostatic discharge.



fig.19(M)2C

Figure 18. Simplified Diagram of Programmable I/O Cell

(continued)

Outputs

The PIC's output drivers have programmable drive capability and slew rates. Three propagation delays (fast, slewlim, sinklim) are available on output drivers. The sinklim mode has the longest propagation delay and is used to minimize system noise and minimize power consumption. The fast and slewlim modes allow critical timing to be met.

The drive current is 12 mA sink/6 mA source for the slewlim and fast output speed selections and 6 mA sink/3 mA source for the sinklim output. Two adjacent outputs can be interconnected to increase the output sink current to 24 mA.

All outputs that are not speed critical should be configured as sinklim to minimize power and noise. The number of outputs that switch simultaneously in the same direction should be limited to minimize ground bounce. To minimize ground bounce problems, locate heavily loaded output buffers near the ground pads. Ground bounce is generally a function of the driving circuits, traces on the PCB, and loads and is best determined with a circuit simulation.

Outputs can be inverted, and 3-state control signals can be active-high or active-low. An open-drain output may be obtained by using the same signal for driving the output and 3-state signal nets so that the buffer output is enabled only by a low. At powerup, the output drivers are in slewlim mode, and the input buffers are configured as TTL-level compatible with a pull-up. If an output is not to be driven in the selected configuration mode, it is 3-stated.

Global 3-State Functionality

To increase the testability of the *ORCA* Series FPGAs, the global 3-state function (ts_all) disables the device. The ts_all signal is driven from either an external pin or an internal signal. Before and during configuration, the ts_all signal is driven by the input pad RD_CFGN. After configuration, the ts_all signal can be disabled, driven from the RD_CFGN input pad, or driven by a general routing signal in the upper-right corner. Before configuration, ts_all is active-low; after configuration, the sense of ts_all can be inverted. The following occur when ts_all is activated:

- 1. All of the user I/O output buffers are 3-stated, the user I/O input buffers are pulled up (with the pull-down disabled), and the input buffers are configured with TTL input thresholds.
- 2. The TDO/RD_DATA output buffer is 3-stated.
- 3. The RD_CFGN, RESET, and PRGM input buffers remain active with a pull-up.
- 4. The DONE output buffer is 3-stated and the input buffer is pulled-up.

PIC Routing Resources

The PIC routing is designed to route 4-bit wide buses efficiently. For example, any four consecutive I/O pads can have both their input and output signals routed into one PLC. Using only PIC routing, either the input or output data can be routed to/from a single PLC from/to any eight pads in a row.

The connections between PLCs and the I/O pad are provided by two basic types of routing resources. These are routing resources internal to the PIC and routing resources used for PIC-PLC connection. Figure 19 and Figure 20 show a high-level and detailed view of these routing resources.





(continued)

The PIC's name is represented by a three-letter designation to indicate its location. The first letter, P, designates that the cell is a PIC and not a PLC. The second letter indicates the side of the array where the PIC is located. The four sides are left (L), right (R), top (T), and bottom (B). The third letter indicates either the row (for the left or right sides) or the column (for the top or bottom side). As an example, PIC PLD is located on the left side in the fourth row.

Each PIC has four pads and each pad can be configured as an input, an output (3-statable), a direct output, or a bidirectional I/O. When the pads are used as inputs, the external signals are provided to the internal circuitry at in[3:0]. When the pads are used to provide direct inputs to the latches/FFs, they are connected through din[3:0]. When the pads are used as outputs, the internal signals connect to the pads through out[3:0]. When the pads are used as direct outputs, the output from the latches/flip-flops in the PLCs to the PIC is designated dout[3:0]. When the outputs are 3-statable, the 3-state enable signals are ts[3:0].

Routing Resources Internal to the PIC

For inter-PIC routing, the PIC contains fourteen Rnodes used to route signals around the perimeter of the FPGA. Figure 19 shows these lines running vertically for a PIC located on the left side. Figure 20 shows the R-nodes running horizontally for a PIC located at the top of the FPGA.

pxL R-Nodes. Each PIC has two pxL R-nodes, labelled pxL[1:0]. Like the xL R-nodes of the PLC, the pxL R-nodes span the entire edge of the FPGA.

pxH R-Nodes. Each PIC has four pxH R-nodes, labelled pxH[3:0]. Like the xH R-nodes of the PLC, the pxH R-nodes span 1/2 the edge of the FPGA.

px2 R-Nodes. There are four px2 R-nodes in each PIC, labelled px2[3:0]. The px2 R-nodes pass through two adjacent PICs before being broken. These are used to route nets around the perimeter a distance of two or more PICs.

px1 R-Nodes. Each PIC has four px1 R-nodes, labelled px1[3:0]. The px1 R-nodes are one PIC long and are extended to adjacent PICs by enabling CIPs.

(continued)

PIC Architectural Description

The PIC architecture given in Figure 20 is described using the following letter references. The figure depicts a PIC at the top of the array, so inter-PIC routing is horizontal and the indirect PIC-PLC routing is horizontal to vertical. In some cases, letters are provided in more than one location to indicate the path of an R-node.

- A. As in the PLCs, the PIC contains a set of R-nodes which run the length (width) of the array. The pxL Rnodes connect in the corners of the array to other pxL R-nodes. The pxL R-nodes also connect to the PIC BIDI, PIC BIDIH, and LLDRV R-nodes. As in the PLC xL R-nodes, the pXH R-nodes twist as they propagate through the PICs.
- B. As in the PLCs, the PIC contains a set of R-nodes which run one-half the length (width) of the array. The pxH R-nodes connect in the corners and in the middle of the array perimeter to other pxH R-nodes. The pxH R-nodes also connect to the PIC BIDI, PIC BIDIH, and LLDRV R-nodes. As in the PLC xH R-nodes, the pxH R-nodes do not twist as they propagate through the PICs.
- C. The px2[3:0] R-nodes span a length of two PICs before intersecting with a CIP. The CIP allows the length of a path using px2 R-nodes to be extended two PICs.
- D. The px1[3:0] R-nodes span a single PIC before intersecting with a CIP. The CIP allows the length of a path using px1 R-nodes to be extended by one PIC.
- E. These are four dedicated direct output R-nodes connected to the output buffers. The dout[3:0] signals go directly from a PLC latch/FF to an output buffer, minimizing the latch/FF to pad propagation delay.
- F. This is a direct path from the input pad to the PLC latch/flip-flops in the two rows (columns) adjacent to PICs. This input allows a reduced setup time. Direct inputs from the top and bottom PIC rows are pdintb[3:0]. Direct inputs from the left and right PIC columns are pdinlr[3:0].
- **G**.The out[3:0], ts[3:0], and in[3:0] signals for each I/O pad can be routed directly to the adjacent PLC's switching R-nodes.
- H. The four TRIDI buffers allow connections from the pads to the PLC xL R-nodes. The TRIDIs also allow connections between the PLC xL R-nodes and the pBIDI R-nodes, which are described in J below.

- I. The four TRIDIH buffers allow connections from the pads to the PLC xH R-nodes. The TRIDIHs also allow connections between the PLC xH R-nodes and the pBIDIH R-nodes, which are described in K below.
- J. The pBIDI R-nodes (bidi[3:0]) connect the pxL Rnodes, pxH R-nodes, and the px1 R-nodes. These are bidirectional in that the path can be from the pxL, pxH, or px1 R-nodes to the xL R-nodes, or from the xL R-nodes to the pxL, pxH, or px1 R-nodes.
- K. The pBIDIH R-nodes (bidih[3:0]) connect the pxL Rnodes, pxH R-nodes, and the px1 R-nodes. These are bidirectional in that the path can be from the pxL, pxH, or px1 R-nodes to the xH R-nodes, or from the xH R-nodes to the pxL, pxH, or px1 R-nodes.
- L. The Ilin[3:0] R-nodes provide a fast connection from the I/O pads to the xL and xH R-nodes.
- M.This set of CIPs allows the eight x1 R-nodes (four on each side) of the PLC perpendicular to the PIC to be connected to either the px1 or px2 R-nodes in the PIC.
- N. This set of CIPs allows the eight x4 R-nodes (four on each side) of the PLC perpendicular to the PIC to be connected to the px1 R-nodes. This allows fast access to/from the I/O pads from/to the PLCs.
- O. All four of the PLC x4 R-nodes in a group connect to all four of the PLC x4 R-nodes in the adjacent PLC through a CIP. (This differs from the AT&T 1C ORCA Series in which two of the x4 R-nodes in adjacent PLCs are directly connected without any CIPs.)
- P. The long line driver (LLDRV) R-node can be driven by the xsw4 switching R-node of the adjacent PLC. To provide connectivity to the pads, the LLDRV Rnode can also connect to any of the four pxH or to one of the pxL R-nodes. The 3-state enable (ts[i]) for all four I/O pads can be driven by xsw4, pxH, or pxL R-nodes.
- **Q**. For fast clock routing, one of the four I/O pads in each PIC can be selected to be driven onto a dedicated clock R-node. The clock R-node spans the length (width) of the PLC array. This dedicated clock R-node is typically used as a clock spine. In the PLCs, the spine is connected to an xL R-node to provide a clock branch in the perpendicular direction. Since there is another clock R-node in the PIC on the opposite side of the array, only one of the I/O pads in a given row (column) can be used to generate a global signal in this manner, if all PLCs are driven by the signal.

Programmable Input/Output Cells (continued)



Figure 20. PIC Architecture

(continued)





PLC-PIC Routing Resources

There is no direct connection between the inter-PIC R-nodes and the PLC R-nodes. All connections to/from the PLC must be done through the connecting R-nodes which are perpendicular to the R-nodes in the PIC. The use of perpendicular and parallel R-nodes will be clearer if the PLC and PIC architectures (Figure 17 and Figure 20) are placed side by side. Twenty-nine R-nodes in the PLC can be connected to the fifteen R-nodes in the PIC.

Multiple connections between the PIC px1 R-nodes and the PLC x1 R-nodes are available. These allow buses placed in any arbitrary order on the I/O pads to be unscrambled when placed on the PLC x1 R-nodes. Connections are also available between the PIC px2 R-nodes and the PLC x1 R-nodes.

There are eight tridirectional (four TRIDI/four TRIDIH) buffers in each PIC; they can do the following:

- Drive a signal from an I/O pad onto one of the adjacent PLC's xL or xH R-nodes
- Drive a signal from an I/O pad onto one of the two pxL or four pxH R-nodes in the PIC
- Drive a signal from the PLC xL or xH R-nodes onto one of the two pxL or four pxH R-nodes in the PIC
- Drive a signal from the PIC pxL or pxH R-nodes onto one of the PLC xL or xH R-nodes

Figure 21 shows paths to and from pads and the use of MUX CIPs to connect R-nodes. Detail A shows six MUX CIPs for the pad P0 used to construct the net for the 3-state signal. In the MUX CIP, one of six R-nodes is connected to an R-node to form the net. In this case, the ts0 signal can be driven by either of the two pxLs, px1[0], px1[1], xsw[0], or the lldrv R-nodes. Detail B shows the four MUX CIPs used to drive the P1 output. The source R-node for out1 is either xsw[1], px1[1], px1[3], or px2[2].

Interquad Routing

In the ORCA 2C Series devices, the PLC array is split into four equal quadrants. In between these quadrants, routing has been added to route signals between the quadrants, especially to the quadrant in the opposite corner. The two types of interquad blocks, vertical and horizontal, are pitch matched to PICs. Vertical interquad blocks (vIQ) run between quadrants on the left and right, while horizontal interquad blocks (hIQ) run between top and bottom quadrants. Since hIQ and vIQ blocks have the same logic, only the hIQ block is described below.

The interquad routing connects xL and xH R-nodes. It does not affect local routing (xsw, x1, x4, fast carry), so local routing is the same, whether PLC-PLC connections cross quadrants or not. There are no connections to the local R-nodes in the interquad blocks. Figure 22 presents a (not to scale) view of interquad routing.



Figure 22. Interquad Routing

Interquad Routing (continued)

In the hIQ block in Figure 23, the xH R-nodes from one quadrant connect through a CIP to its counterpart in the opposite quadrant, creating a path that spans the PLC array. Since a passive CIP is used to connect the two xH R-nodes, a 3-state signal can be routed on the two xH R-nodes in the opposite quadrants, and then they can be connected through this CIP.

In the hIQ block, the 20 hIQ R-nodes span the array in a horizontal direction. The 20 hIQ R-nodes consist of

four groups of five R-nodes each. To effectively route nibble-wide buses, each of these sets of five R-nodes can connect to only one of the bits of the nibble for both the xH and xL. For example, hIQ0 R-nodes can only connect to the xH0 and xL0 R-nodes, and the hIQ1 Rnodes can connect only to the xH1 and xL1 R-nodes, etc. Buffers are provided for routing signals from the xH and xL R-nodes onto the hIQ R-nodes and from the hIQ R-nodes onto the xH and xL R-nodes. Therefore, a connection from one quadrant to another can be made using only two xH R-nodes (one in each quadrant) and one interguad R-node.



Figure 23. hIQ Block Detail

Interquad Routing (continued)

ATT2C40 Subquad Routing

In the ORCA ATT2C40, each quadrant of the device is split into smaller arrays of PLCs called subquads. Each of these subquads is made of a 4 x 4 array of PLCs (for a total of 16 per subquadrant), except at the outer edges of array, which have less than 16 PLCs per subquad. New routing resources, called subquad R-nodes, have been added between each adjacent pair of subquads to enhance the routability of the ATT2C40. A portion of the center of the ATT2C40 array is shown in Figure 24, including the subquad blocks containing a 4 x 4 array of PLCs, the interquad routing R-nodes, and the subquad routing R-nodes. All of the inter-PLC routing resources discussed previously continue to be routed between a PLC and its adjacent PLC, even if the two adjacent PLCs are in different subquad blocks. Since the PLC routing has not been modified for the ATT2C40 architecture, this means that all of the same routing connections are possible for the ATT2C40 as for any other *ORCA* 2C Series device. In this way, the ATT2C40 is upwardly compatible when compared with the other 2C Series devices. As the inter-PLC routing runs between subquad blocks, it crosses the new subquad R-nodes. When this happens, CIPs are used to connect the subquad R-nodes to the x4 and/or the xH R-nodes which lie along the other axis of the PLC array.



Figure 24. Subquad Blocks and Subquad Routing

Interquad Routing (continued)

The x4 and xH R-nodes make the only connections to the subquad R-nodes; therefore, the array remains symmetrical and homogeneous. Since each subquad is made from a 4 x 4 array of PLCs, the distance between sets of subquad R-nodes is four PLCs, which is also the distance between the breaks of the x4 Rnodes. Therefore, each x4 R-node will cross exactly one set of subquad R-nodes. Since all x4 R-nodes make the same connections to the subquad R-nodes that they cross, all x4 R-nodes in the array have the same connectivity, and the symmetry of the routing is preserved. Since all xH R-nodes cross the same number of subquad blocks, the symmetry is maintained for the xH R-nodes as well.

The new subquad R-nodes travel a length of eight PLCs (seven PLCs on the outside edge) before they are broken. Unlike other inter-PLC R-nodes, they cannot be connected end-to-end. As shown in Figure 24, some of the horizontal (vertical) subquad R-nodes have connectivity to the subquad to the left of (above) the current subquad, while others have connectivity to the subquad to the right (below). This allows connections to/from the current subquad from/to the PLCs in all subquads that surround it.

Between all subquads, including in the center of the array, there are three groups of subquad R-nodes where each group contains four R-nodes. Figure 25 shows the connectivity of these three groups of subquad R-nodes (hsub) to the vx4 and vxH R-nodes running between a vertical pair of PLCs. Between each vertical pair of subquad blocks, four of the blocks shown in Figure 25 are used, one for each pair of vertical PLCs.

The first two groups, depicted as A and B, have connectivity to only one of the two sets of x4 R-nodes between pairs of PLCs. Since they are very lightly loaded, they are very fast. The third group, C, connects to both groups of x4 R-nodes between pairs of PLCs, as well as all of the xH R-nodes between pairs of PLCs, providing high flexibility. The connectivity for the vertical subquad routing (vsub) is the same as described above for the horizontal subquad routing, when rotated onto the other axis.

At the center row and column of each quadrant, a fourth group of subquad R-nodes has been added. These subquad R-nodes only have connectivity to the xH R-nodes. The xH R-nodes are also broken at this point, which means that each xH R-node travels onehalf of the quadrant (i.e., one-quarter of the device) before it is broken by a CIP. Since the xH R-nodes can be connected end-to-end, the resulting line can be either one-quarter, one-half, three-quarters, or the entire length of the array. The connectivity of the xH R-nodes and this fourth group of subquad R-nodes, indicated as D, are detailed in Figure 26. Again, the connectivity for the vertical subquad routing (vsub) is the same as the horizontal subquad routing, when rotated onto the other axis.









AT&T Microelectronics

Latches/Flip-Flops

The four latches/FFs in the PFU can be used in a variety of configurations. In some cases, the configuration options apply to all four latches/FFs in the PFU. For other options, each latch/FF is independently programmable.

Table 3 summarizes these latch/FF options. The latches/FFs can be configured as either positive or negative level sensitive latches, or positive or negative edge-triggered flip-flops. All latches/FFs in a given PFU share the same clock, and the clock to these latches/ FFs can be inverted. The input into each latch/FF is from either the corresponding QLUT output (f[3:0]) or the direct data input (wd[3:0]). For latches/FFs located in the two outer rings of PLCs, additional inputs are possible. These additional inputs are fast paths from I/O pads located in PICs perpendicular to the PLCs. If the latch/FF is not located in the two outer rings of the PLCs, the latch/FF input can also be tied to logic 0, which is the default. The four latch/FF outputs, q[3:0], can be placed on the five PFU outputs, o[4:0].

Table 3. Configuration RAM Controlled Latch/Flip-Flop Operation

Function	Options					
Functionality Common to All Latch/FFs in PFU						
LSR Operation	Asynchronous or Synchronous					
Clock Polarity	Noninverted or Inverted					
Front-End Select	Direct (wd[3:0]) or from LUT (f[3:0])					
Functionality Set Inc	lividually in Each Latch/FF in PFU					
Latch/FF Mode	Latch or Flip-Flop					
Set/Reset Mode	Set or Reset					

The four latches/FFs in a PFU share the clock (ck), clock enable (ce), and local set/reset (lsr) inputs. When ce is disabled, each latch/FF retains its previous value when clocked, unless there is an asynchronous set/ reset. Both the clock enable and lsr inputs can be inverted to be active-low.

The set/reset operation of the latch/FF is controlled by two parameters: reset mode and set/reset value. When the global (gsrn) or local set/reset (lsr) are active, the storage element operates normally as a latch or FF. The reset mode is used to select a synchronous or asynchronous lsr operation. If synchronous, lsr is enabled if clock enable (ce) is active. The clock enable is supported on FFs, not latches. The clock enable function is implemented by using a two-input multiplexer on the FF input, with one input being the previous state of the FF and the other input being the new data applied to the FF. The select of this two-input multiplexer is clock enable (ce), which selects either the new data or the previous state. When ce is inactive, the FF output does not change when the clock edge arrives.

The global reset (gsrn) is only asynchronous, and it sets/resets all latches/FFs in the FPGA based upon the set/reset configuration bit for each latch/FF. The set/ reset value determines whether gsrn and lsr are set or reset inputs. The set/reset value is independent for each latch/FF.

If the local set/reset is not needed, the latch/FF can be configured to have a data front-end select. Two data inputs are possible in the front-end select mode, with the lsr signal used to select which data input is used. The data input into each latch/FF is from the output of its associated QLUT f[3:0] or direct from wd[3:0], bypassing the LUT. In the front-end data select mode, both signals are available to the latches/FFs.

For PLCs that are in the two outside rows or columns of the array, the latch/FFs can have two inputs in addition to the f and wd inputs mentioned above. One input is from an I/O pad located at the PIC closest to either the left or right of the given PLC (if the PLC is in the left two columns or right two columns of the array). The other input is from an I/O pad located at the closest PIC either above or below the given PLC (if the PLC is in the top or the bottom two rows). It should be noted that both inputs are available for a 2 x 2 array of PLCs in each corner of the array. For the entire array of PLCs, if either or both of these inputs is unavailable, the latch/ FF can be tied to a logic 0 instead.

To speed up the interface between signals external to the FPGA and the latches/FFs, there are direct paths from latch/FF outputs to the I/O pads. This is done for each PLC that is adjacent to a PIC. The latches/FFs can be configured in three modes:

- 1. Local synchronous set/reset: the input into the PFU's Isr port is used to synchronously set or reset each latch/FF.
- 2. Local asynchronous set/reset: the input into Isr asynchronously sets or resets each latch/FF.
- 3. Latch/FF with front-end select: the data select signal (actually lsr) selects the input into the latches/FFs between the LUT output and direct data in.

For all three modes, each latch/FF can be independently programmed as either set or reset. Each latch/ FF in the PFU is independently configured to operate as either a latch or flip-flop. Figure 12 provides the logic functionality of the front-end select, global set/reset, and local set/reset operations.

Programmable Corner Cells

Programmable Routing

The programmable corner cell (PCC) contains the circuitry to connect the routing of the two PICs in each corner of the device. The PIC px1 and px2 R-nodes are directly connected together from one PIC to another. The PIC pxL R-nodes are connected from one block to another through tridirectional buffers. Four CIPs in each corner connect the four pxH R-nodes from each side of the device.

Special-Purpose Functions

In addition to routing functions, special-purpose functions are located in each FPGA corner. The upper-left PCC contains connections to the boundary-scan logic. The upper-right PCC contains connections to the readback logic and the connectivity to the global 3-state signal (ts_all). The lower-left PCC contains connections to the internal oscillator.

The lower-right PCC contains connections to the startup and global reset logic. During configuration, the RESET input pad always initiates a configuration abort, as described in the FPGA States of Operation section. After configuration, the global set/reset signal (gsrn) can either be disabled (the default), directly connected to the RESET input pad, or sourced by a lower-right corner signal. If the RESET input pad is not used as a global reset after configuration, this pad can be used as a normal input pad. During start-up, the release of the global set/reset, the release of the I/Os, and the release of the external DONE signal can each be timed individually based upon the start-up clock. The start-up clock can come from CCLK or it can be routed into the start-up block using the lower-right corner routing resources. More details on start-up can be found in the FPGA States of Operation section.

Clock Distribution Network

The ORCA 2C series clock distribution scheme uses primary and secondary clocks. This provides the system designer with additional flexibility in assigning clock input pins.

One advantage is that board-level clock traces routed to the FPGA are shorter. On a PC board, the added length of high-speed clock traces routed to dedicated clock input pins can significantly increase the parasitic impedances. The primary advantage of the ORCA clock distribution is the availability of a large number of clocks, since all I/O pins are configurable as clocks.

Primary Clock

The primary clock distribution is shown in Figure 28. If the clock signal is from an I/O pad, it can be driven onto a clock R-node. The clock R-nodes do not provide clock signals directly to the PFU; they act as clock spines from which clocks are branched to xL R-nodes. The xL R-nodes then feed the clocks to PFUs. A multiplexer in each PLC is used to transition from the clock spine to the branch.

For a clock spine in the horizontal direction, the inputs into the multiplexer are the two R-nodes from the left and right PICs (ckl and ckr) and the local clock R-node from the perpendicular direction (hck). This signal is then buffered and driven onto one of the vertical xL Rnodes, forming the branches. The same structure is used for a clock spine in the vertical direction. In this case, the multiplexer selects from R-nodes from the top and bottom PICs (ckt, ckb, and vck) and drives the signal onto one of the horizontal xL R-nodes.

Figure 28 illustrates the distribution of the low-skew primary clock to a large number of loads using a main spine and branches. Each row (column) has two dedicated clock R-nodes originating from PICs on opposite sides of the array. The clock is input from the pads to the dedicated clock R-node ckt to form the clock spine (see Figure 28, Detail A). From the clock spine, net branches are routed using horizontal xL lines. Clocks into PLCs are tapped from the xL R-nodes, as shown in Figure 28, Detail B.

3-Statable Bidirectional Buffers

Bidirectional buffers provide isolation as well as amplification for signals routed a long distance. Bidirectional buffers are also used to drive signals directly onto either vertical or horizontal xL and xH R-nodes (to be described later in the inter-PLC routing section). BIDIs are also used to indirectly route signals through the switching R-nodes. Any number from zero to eight BIDIs can be used in a given PLC.

The BIDIs in a PLC are divided into two nibble-wide sets of four (BIDI and BIDIH). Each of these sets has a separate BIDI controller which can have an application net connected to its TRI input which is used to 3-state enable the BIDIs. Although only one application net can be connected to both BIDI controllers, the sense of this signal (active-high, active-low, or ignored) can be configured independently. Therefore, one set can be used for driving signals, the other set can be used to create 3-state buses, both sets can be used for 3-state buses, and so forth.



Figure 14. 3-Statable Bidirectional Buffers

Intra-PLC Routing

The function of the intra-PLC routing resources is to connect the PFU's input and output ports to the routing resources used for entry to and exit from the PLC. These are nets for providing PFU feedback, turning corners, or switching from one type of routing resource to another.

PFU Input and Output Ports. There are nineteen input ports to each PFU. The PFU input ports are labelled a[4:0], b[4:0], wd[3:0], c0, ck, lsr, cin, and ce. The six output ports are o[4:0] and cout. These ports correspond to those described in the PFU section.

Switching R-Nodes. There are four sets of switching R-nodes in each PLC, one in each corner. Each set consists of five switching elements, labelled sul[4:0], sur[4:0], sll[4:0], and slr[4:0], for the upper-left, upper-right, lower-left, and lower-right sections of the PFUs, respectively. The switching R-nodes connect to the PFU inputs and outputs as well as the BIDI and BIDIH R-nodes, to be described later. They also connect to both the horizontal and vertical x1 and x4 R-nodes (inter-PLC routing resources, described below) in their specific corner.

One of the four sets of switching R-nodes can be connected to a set of switching R-nodes in each of the four adjacent PLCs or PICs. This allows direct routing of up to five signals without using inter-PLC routing.

BIDI/BIDIH R-Nodes. There are two sets of bidirectional R-nodes in the PLC, each set consisting of four bidirectional buffers. They are designated BIDI and BIDIH and have similar functionality. The BIDI R-nodes are used in conjunction with the xL R-nodes, and the BIDIH R-nodes are used in conjunction with the xL R-nodes, and the BIDIH R-nodes are used in conjunction with the xH R-nodes. Each side of the four BIDIs in the PLC is connected to a BIDI R-node on the left (BL[3:0]) and on the right (BR[3:0]). These R-nodes can be connected to the xL R-nodes through CIPs, with BL[3:0] connected to the vertical xL R-nodes. Both BL[3:0] and BR[3:0] have CIPs which connect to the switching R-nodes.

Similarly, each side of the four BIDIHs is connected to a BIDIH R-node: BLH[3:0] on the left and BRH[3:0] on the right. These R-nodes can also be connected to the xH R-nodes through CIPs, with BLH[3:0] connected to the vertical xH R-nodes and BRH[3:0] connected to the horizontal xH R-nodes. Both BLH[3:0] and BRH[3:0] have CIPs which connect to the switching R-nodes.

CIPs are also provided to connect the BIDIH and BIDIL R-nodes together on each side of the BIDIs. For example, BLH3 can connect to BL3, while BRH3 can connect to BR3.

Clock Distribution Network (continued)

To minimize skew, the PLC clock input for all PLCs must be connected to the branch xL R-nodes, not the spine xL R-node. Even in PLCs where the clock is routed from the spine to the branches, the clock should be routed back into the PLC from the clock branch.

If the clock is to drive only a limited number of loads, the PFUs can be connected directly to the clock spine. In this case, all flip-flops driven by the clock must be located in the same row or column.

Alternatively, the clock can be routed from the spine to the branches by using the BIDIs instead of the long line drivers. This results in added delay in the clock net, but the clock skew is approximately equal to the clock routed using the long line drivers. This method can be used to create a clock that is used in only one quadrant. The xH R-nodes act as a clock spine, which is then routed to perpendicular xH R-nodes (the branches) using the BIDIHs.

Clock signals, such as the output of a counter, can also be generated in PLCs and routed onto an xL R-node, which then acts as a clock spine. Although the clock can be generated in any PLC, it is recommended that the clock be located as close to the center of the FPGA as possible to minimize clock skew.



Figure 29. Secondary Clock Distribution

xH R-nodes. Four by half (xH) R-nodes run horizontally and four xH R-nodes run vertically in each row and column in the array. These R-nodes travel a distance of one-half the PLC array before being broken in the middle of the array, where they connect to the interquad block (discussed later). They also connect at the periphery of the FPGA to the PICs, like the xL R-nodes. The xH R-nodes do not twist like xL R-nodes, allowing nibble-wide buses to be routed easily.

Two of the three methods of routing signals onto the xL R-nodes can also be used for the xH R-nodes. A special xH line driver is not supplied for the xH R-nodes.

Clock R-Nodes. For a very fast and low-skew clock (or other global signal tree), clock R-nodes run the entire height and width of the PLC array. There are two horizontal clock R-nodes per PLC row (CKL, CKR) and two vertical clock R-nodes per PLC column (CKT, CKB). The source for these clock R-nodes can be any of the four I/O buffers in the PIC. The horizontal clock Rnodes in a row (CKL and CKR) are driven by the left and right PICs, respectively. The vertical clock R-nodes in a column (CKT, CKB) are driven by the top and bottom PICs, respectively.

The clock R-nodes are designed to be a clock spine. In each PLC, there is a fast connection available from the clock R-node to the long-line driver (described earlier). With this connection, one of the clock R-nodes in each PLC can be used to drive one of the four xL R-nodes perpendicular to it, which, in turn, creates a clock tree. This feature is discussed in detail in the clock distribution section.

Minimizing Routing Delay

The CIP is an active element used to connect two Rnodes. As an active element, it adds significantly to the resistance and capacitance of a net, thus increasing the net's delay. The advantage of the x1 R-node over a x4 R-node is routing flexibility. A net from PLC db to PLC cb is easily routed by using x1 R-nodes. As more CIPs are added to a net, the delay increases. To increase speed, routes that are greater than two PLCs away are routed on the x4 R-nodes because a CIP is located only in every fourth PLC. A net which spans eight PLCs requires seven x1 R-nodes and six CIPs. Using x4 R-nodes, the same net uses two R-nodes and one CIP.

All routing resources in the PLC can carry 4-bit buses. In order for data to be used at a destination PLC that is in data path mode, the data must arrive unscrambled. For example, in data path operation, the least significant bit 0 must arrive at either a[0] or b[0]. If the bus is to be routed by using either x4 or xL R-nodes (both of which twist as they propagate), the bus must be placed on the appropriate lines at the source PLC so that the data arrives at the destination unscrambled. The switching R-nodes provide the most efficient means of connecting adjacent PLCs. Signals routed with these R-nodes have minimum propagation delay.

FPGA States of Operation (continued)

In the master configuration modes, the FPGA is the source of configuration clock (CCLK). In this mode, the initialization state is extended to ensure that, in daisychain operation, all daisy-chained slave devices are ready. Independent of differences in clock rates, master mode devices remain in the initialization state an additional six internal clock cycles after INIT goes high.

When configuration is initiated, a counter in the FPGA is set to 0 and begins to count configuration clock cycles applied to the FPGA. As each configuration data frame is supplied to the FPGA, it is internally assembled into data words. Each data word is loaded into the internal configuration memory. The configuration loading process is complete when the internal length count equals the loaded length count in the length count field, and the required end of configuration frame is written.

All I/Os operate as TTL inputs during configuration. All I/Os that are not used during the configuration process are 3-stated with internal pull-ups. During configuration, the PLC latch/FFs are held set/reset and the internal BIDI buffers are 3-stated. The TRIDIs in the PICs are not 3-stated. The combinatorial logic begins to function as the FPGA is configured. Figure 31 shows the general waveform of the initialization, configuration, and start-up states.

Configuration

The ORCA Series FPGA functionality is determined by the state of internal configuration RAM. This configuration RAM can be loaded in a number of different modes. In these configuration modes, the FPGA can act as a master or a slave of other devices in the system. The decision as to which configuration mode to use is a system design issue. The next section discusses configuration in detail, including the configuration data format and the configuration modes used to load the configuration data in the FPGA.

Start-Up

After configuration, the FPGA enters the start-up phase. This phase is the transition between the configuration and operational states.

This begins when the number of CCLKs received after INIT goes high is equal to the value of the length count field in the configuration frame and when the end of configuration frame has been written. The system design issue in the start-up phase is to ensure the user I/Os become active without inadvertently activating devices in the system or causing bus contention. A second system design concern is the timing of the release of global set/reset of the PLC latches/FFs.



f.23(M)2C

Figure 31. Initialization/Configuration/Start-Up Waveforms

FPGA States of Operation (continued)

There are configuration options which control the relative timing of three events: DONE going high, release of the set/reset of internal FFs, and user I/Os becoming active. Figure 32 shows the start-up timing for both the ORCA and ATT3000 Series FPGAs. The system designer determines the relative timing of the I/Os becoming active, DONE going high, and the release of the set/reset of internal FFs. In the ORCA Series FPGA, the three events can occur in any arbitrary sequence. This means that they can occur before or after each other, or they can occur simultaneously. The default is for DONE to go high first. This allows configuration sources to be disconnected so that there is no bus contention when the I/Os become active in later cycles. The FFs are set/reset one cycle after DONE goes high so that operation begins in a known state. The DONE output is an open drain and may include an optional internal pull-up resistor to accommodate wired ANDing. The open-drain DONE outputs from multiple FPGAs can be ANDed and used as an active-high ready signal, an active-low PROM enable, or a reset to other portions of the system.

There is also a synchronous start-up mode where startup does not begin until DONE goes high. The enabling of the FPGA outputs and the set/reset of the internal flip-flops can be triggered or delayed from the rising edge of DONE. Start-up can be delayed by holding the DONE signal low in the synchronous start-up mode. If the DONE signals of multiple FPGAs are tied together, with all in the synchronous start-up mode, start-up does not begin until all of the FPGAs are configured. Normally, the three events are triggered by CCLK. As a configuration option, the three events can be triggered by a user clock, UCLK. This allows start-up to be synchronized by a known system clock. When the user clock option is enabled, the user can still hold DONE low to delay start-up. This allows the synchronization of the start-up of multiple FPGAs. In addition to controlling the FPGA during start-up, additional start-up techniques to avoid contention include using isolation devices between the FPGA and other circuits in the system, reassigning I/O locations, and maintaining I/Os as 3-stated outputs until contentions are resolved.

Reconfiguration

To reconfigure the FPGA when the device is operating in the system, a low pulse is input into PRGM. The configuration data in the FPGA is cleared, and the I/Os not used for configuration are 3-stated. The FPGA then samples the mode select inputs and begins reconfiguration. When reconfiguration is complete, DONE is released, allowing it to be pulled high.





Figure 32. Start-Up Waveform

Configuration Data Format

This section discusses using the ORCA Foundry Development System to generate configuration RAM data and then provides the details of the configuration frame format.

Using ORCA Foundry to Generate Configuration RAM Data

The configuration data defines the I/O functionality. logic, and interconnections. The bit stream is generated by the development system. The bit stream created by the bit stream generation tool is a series of 1s and 0s used to write the FPGA configuration RAM. The bit stream can be loaded into the FPGA using one of the configuration modes discussed later. In the bit stream generator, the designer selects options which affect the FPGA's functionality. Using the output of bit stream generator, circuit.bit, the development system's download tool can load the configuration data into the ORCA series FPGA evaluation board from a PC or workstation. Alternatively, a user can program a PROM (such as the ATT1700 Series Serial ROMs or standard EPROMs) and load the FPGA from the PROM. The development system's PROM programming tool produces a file in .mks or .exo format.

Configuration Data Frame

A detailed description of the frame format is shown in Figure 33. The header frame begins with a series of 1s and a preamble of 0010, followed by a 24-bit length count field representing the total number of configuration clocks needed to complete the loading of the FPGAs. Following the header frame is an optional ID frame. This frame contains data used to determine if the bit stream is being loaded to the correct type of *ORCA* FPGA (e.g., is a bit stream generated for an ATT2C15 actually being sent to an ATT2C15?). It has a secondary function of optionally enabling the parity checking logic for the rest of the data frames.

The configuration data frames follow, with each frame starting with a 0 start bit and ending with three or more 1 stop bits. Following the start bit of each frame are four control bits: program bit, set to 1 if this is a data frame; compress bit, set to 1 if this is a compressed frame; and the opar and epar parity bits, to be discussed in the Bit Stream Error Checking section. An 11-bit address field (that determines which column in the FPGA is to be written) is followed by alignment and write control bits. For uncompressed frames, the data bits needed to write one column in the FPGA are next. For compressed frames, the data bits from the previous frame are sent to a different FPGA column, as specified by the new address bits; therefore, new data bits are not required. When configuration of the current FPGA is finished, an end-of-configuration frame (where the program bit is set to 0) is sent to the FPGA. The length and number of data frames and information about the PROM size for the 2C series FPGAs are given in Table 6.
:

:

Configuration Data Format (continued)

Device	2C04	2C06	2C08	2C10	2C12	2C15	2C26	2C40
# of Frames	480	568	656	744	832	920	1096	1378
Data Bits/Frame	110	130	150	170	190	210	250	316
Configuration Data (# of frames x # of data bits/frame)	52,800	73,840	98,400	126,480	158,080	193,200	274,000	435,448
Maximum Total # Bits/Frame (align bits, 1 write bit, 8 stop bits)	136	160	176	200	216	240	280	344
Maximum Configuration Data (# bits x # of frames)	65,280	90,880	115,456	148,800	179,712	220,800	306,880	474,032
Maximum PROM Size (bits) (add 40-bit header, 88-bit ID frame, and 16-bit end of configura- tion frame)	65,424	91,024	115,600	148,944	179,856	220,944	307,024	474,176

Table 6. Configuration Frame Size

The data frames for all the 2C series devices are given in Table 7. An alignment field is required in the slave parallel mode for the uncompressed format. The alignment field (shown by [A]) is a series of 0s: five for the 2C06, 2C10, 2C15, and 2C26; three for the 2C40; and one for the 2C04, 2C08, and 2C12. The alignment field is not required in any other mode.

Table 7. Configuration Data Frames

ATT2C04	
Uncompressed	010 opar epar [addr10:0] [A]1[Data109:0]111
Compressed	011 opar epar [addr10:0] 111
ATT2C06	
Uncompressed	010 opar epar [addr10:0] [A]1[Data129:0]111
Compressed	011 opar epar [addr10:0] 111
ATT2C08	
Uncompressed	010 opar epar [addr10:0] [A]1[Data149:0]111
Compressed	011 opar epar [addr10:0] 111
ATT2C10	
Uncompressed	010 opar epar [addr10:0] [A]1[Data169:0]111
Compressed	011 opar epar [addr10:0] 111
ATT2C12	· · · · · · · · · · · · · · · · · · ·
Uncompressed	010 opar epar [addr10:0] [A]1[Data189:0]111
Compressed	011 opar epar [addr10:0] 111
ATT2C15	
Uncompressed	010 opar epar [addr10:0] [A]1[Data209:0]111
Compressed	011 opar epar [addr10:0] 111
ATT2C26	
Uncompressed	010 opar epar [addr10:0] [A]1[Data249:0]111
Compressed	011 opar epar [addr10:0] 111
ATT2C40	•
Uncompressed	010 opar epar [addr10:0] [A]1[Data315:0]111
Compressed	011 opar epar [addr10:0] 111

Configuration Data Format (continued)





	1111111	Leading header — 4 bits minimum dummy bits
Header	0010	Preamble
	24-Bit Length Count	Configuration frame length
	1111	Trailing header — 4 bits minimum dummy bits
	0	Frame start
	P-1	Must be set to 1 to indicate data frame
	C_0	Must be set to 0 to indicate uncompressed
	Opar, Epar	Frame parity bits
ID Frame	Addr[10:0] =	ID frame address
(Optional)	1111111111	
	Prty_En	Set to 1 to enable parity
	Reserved [42:0]	Reserved bits set to 0
	ID	20-bit part ID
	111	Three or more stop bits (high) to separate frames
	0	Frame start
	P-1 or 0	1 indicates data frame; 0 indicates all frames are written
	C1 or 0	Uncompressed — 0 indicates data and address are supplied;
Configuration Data Opar, Epar		Compressed — 1 indicates only address is supplied
		Frame parity bits
Frame	Addr[10:0]	Column address in FPGA to be written
(repeated for	A	Alignment bit (different number of 0s needed for each part)
each data	1	Write bit — used in uncompressed data frame
frame)	Data Bits	Needed only in an uncompressed data frame
	•	
	•	
	111	One or more stop bits (high) to separate frames
End of	00100111111111111	16 bits—00 indicates all frames are written
Configuration		
Postamble	111111	Additional 1s

Note: For slave parallel mode, the byte containing the preamble must be 11110010. The number of leading header dummy bits must be (n * 8) + 4, where n is any nonnegative integer and the number of trailing dummy bits must be (n * 8), where n is any positive integer. The number of stop bits/frame for slave parallel mode must be (x * 8), where x is a positive integer. Note also that the bit stream generator tool supplies a bit stream which is compatible with all configuration modes, including slave parallel mode.

Figure 34. Configuration Frame Format and Contents

Bit Stream Error Checking

There are three different types of bit stream error checking performed in the ORCA 2C FPGAs: ID frame, frame alignment, and parity checking.

An optional ID data frame can be sent to a specified address in the FPGA. This ID frame contains a unique code for the part it was generated for which is compared within the FPGA. Any differences are flagged as an ID error.

Every data frame in the FPGA begins with a start bit set to 0 and three or more stop bits set to 1. If any of the three previous bits were a 0 when a start bit is encountered, it is flagged as a frame alignment error.

Parity checking is also done on the FPGA for each frame, if it has been enabled by setting the prty_en bit to 1 in the ID frame. Two parity bits, opar and epar, are used to check the parity of bits in alternating bit positions to even parity in each data frame. If an odd number of ones is found for either the even bits (starting with the start bit) or the odd bits (starting with the program bit), then a parity error is flagged.

When any of the three possible errors occur, the FPGA is forced into the INIT state, forcing INIT low. The FPGA will remain in this state until either the RESET or PRGM pins are asserted.

FPGA Configuration Modes

There are eight methods for configuring the FPGA. Seven of the configuration modes are selected on the M0, M1, and M2 inputs. The eighth configuration mode is accessed through the boundary-scan interface. A fourth input, M3, is used to select the frequency of the internal oscillator, which is the source for CCLK in some configuration modes. The nominal frequencies of the internal oscillator are 1.25 MHz and 10 MHz. The 1.25 MHz frequency is selected when the M3 input is unconnected or driven to a high state.

There are three basic FPGA configuration modes: master, slave, and peripheral. The configuration data can be transmitted to the FPGA serially or in parallel bytes. As a master, the FPGA provides the control signals out to strobe data in. As a slave device, a clock is generated externally and provided into CCLK. In the peripheral mode, the FPGA acts as a microprocessor peripheral. Table 8 lists the functions of the configuration mode pins.

M2	M1	мо	M0 CCLK Configuration Mode		Data
0	0	0	Output	Master	Serial
0	0	1	Input Slave Parallel		Parallel
0	1	0	Reserved		
0	1	1	Input	Sync Peripheral	Parallel
1	0	0	Output	Master (up)	Parallel
1	0	1	Output	Async Peripheral	Parallel
1	1	0	Output	Master (down)	Parallel
1	1	1	Input	Slave	Serial

Table 8. Configuration Modes

Master Parallel Mode

The master parallel configuration mode is generally used to interface to industry-standard byte-wide memory such as the 2764 and larger EPROMs. Figure 35 provides the connections for master parallel mode. The FPGA outputs an 18-bit address on A[17:0] to memory and reads one byte of configuration data on the rising edge of RCLK. The parallel bytes are internally serialized starting with the least significant bit, D0.





There are two parallel master modes: master up and master down. In master up, the starting memory address is 00000 Hex and the FPGA increments the address for each byte loaded. In master down, the starting memory address is 3FFFF Hex and the FPGA decrements the address.

One master mode FPGA can interface to the memory and provide configuration data on DOUT to additional FPGAs in a daisy chain. The configuration data on DOUT is provided synchronously with the falling edge of CCLK. The frequency of the CCLK output is eight times that of RCLK.

Master Serial Mode

In the master serial mode, the FPGA loads the configuration data from an external serial ROM. The configuration data is either loaded automatically at start-up or on a PRGM command to reconfigure. The ATT1700 Series can be used to configure the FPGA in the master serial mode. This provides a simple four-pin interface in an eight-pin package. The ATT1736, ATT1765, and ATT17128 serial ROMs store 32K, 64K, and 128K bits, respectively.

Configuration in the master serial mode can be done at powerup and/or upon a configure command. The system or the FPGA must activate the serial ROM's RESET/OE and CE inputs. At powerup, the FPGA and serial ROM each contain internal power-on reset circuitry which allows the FPGA to be configured without the system providing an external signal. The power-on reset circuitry causes the serial ROM's internal address pointer to be reset. After powerup, the FPGA automatically enters its initialization phase.

The serial ROM/FPGA interface used depends on such factors as the availability of a system reset pulse, availability of an intelligent host to generate a configure command, whether a single serial ROM is used or multiple serial ROMs are cascaded, whether the serial ROM contains a single or multiple configuration programs, etc. Because of differing system requirements and capabilities, a single FPGA/serial ROM interface is generally not appropriate for all applications.

Data is read in the FPGA sequentially from the serial ROM. The DATA output from the serial ROM is connected directly into the DIN input of the FPGA. The CCLK output from the FPGA is connected to the CLOCK input of the serial ROM. During the configuration process, CCLK clocks one data bit on each rising edge.

Since the data and clock are direct connects, the FPGA/serial ROM design task is to use the system or FPGA to enable the RESET/OE and CE of the serial ROM(s). There are several methods for enabling the serial ROM's RESET/OE and CE inputs. The serial ROM's RESET/OE is programmable to function with RESET active-high and OE active-low or RESET active-low and OE active-high.

In Figure 36, serial ROMs are cascaded to configure multiple daisy-chained FPGAs. The host generates a 500 ns low pulse into the FPGA's PRGM input and into the serial ROMs' RESET/OE input, which has been programmed to function with RESET active-low and

OE active-high. The FPGA DONE is routed to the \overline{CE} pin. The low on DONE enables the serial ROMs. At the completion of configuration, the high on the FPGA's DONE disables and resets the ROMs' address pointer.

Serial ROMs can also be cascaded to support the configuration of multiple FPGAs or to load a single FPGA when configuration data requirements exceed the capacity of a single serial ROM. After the last bit from the first serial ROM is read, the serial ROM outputs \overline{CEO} low and 3-states the DATA output. The next serial ROM recognizes the low on \overline{CE} input and outputs configuration data on the DATA output. After configuration is complete, the FPGA's DONE output into RESET disables the serial ROMs.

This FPGA/serial ROM interface is not used in applications in which a serial ROM stores multiple configuration programs. In these applications, the next configuration program to be loaded is stored at the ROM location that follows the last address for the previous configuration program. The reason the interface in Figure 35 will not work in this application is that the high output on the FPGA DONE signal would reset the serial ROM address pointer, causing the first configuration to be reloaded.

In some applications, there can be contention on the FPGA's DIN pin. During configuration, DIN receives configuration data, and after configuration, it is a user I/O at start-up. If there is contention, an early DONE (selected in *ORCA* Foundry) may correct the problem. An alternative is to use \overline{LDC} to drive the serial ROM's \overline{CE} pin.



Figure 36. Master Serial Configuration Schematic

Asynchronous Peripheral Mode

Figure 37 shows the connections needed for the asynchronous peripheral mode. In this mode, the FPGA system interface is similar to that of a microprocessorperipheral interface. The microprocessor generates the control signals to write an 8-bit byte into the FPGA. The FPGA control inputs include active-low $\overline{CS0}$ and activehigh CS1 chip selects and a write \overline{WR} input. The chip selects can be cycled or maintained at a static level during the configuration cycle. Each byte of data is written into the FPGA's D[7:0] input pins.

The FPGA provides a RDY/BUSY status output to indicate that another byte can be loaded. A low on RDY/ BUSY indicates that the double-buffered hold/shift registers are not ready to receive data. The shortest time RDY/BUSY is low occurs when a byte is loaded into the hold register and the shift register is empty, in which case the byte is immediately transferred to the shift register. The longest time for RDY/BUSY to remain low occurs when a byte is loaded into the holding register and the shift register has just started shifting configuration data into configuration RAM. The RDY/BUSY status is also available on the D7 pin by enabling the chip selects, setting WR high, and setting RD low.



Figure 37. Asynchronous Peripheral Configuration Schematic

Synchronous Peripheral Mode

In the synchronous peripheral mode, byte-wide data is input into D[7:0] on the rising edge of the CCLK input. The first data byte is clocked in on the second CCLK after INIT goes high. Subsequent data bytes are clocked in on every eighth rising edge of CCLK. The RDY/BUSY signal is an output which acts as an acknowledge. RDY/BUSY goes high one CCLK after data is clocked and, after one CCLK cycle, returns low. The process repeats until all of the data is loaded into the FPGA. The data begins shifting on DOUT 1.5 cycles after it is loaded in parallel. It requires additional CCLKs after the last byte is loaded to complete the shifting. Figure 38 shows the connections for synchronous peripheral mode.

As with master modes, the peripheral modes can be used as the lead FPGA for a daisy chain of slave FPGAs.



Figure 38. Synchronous Peripheral Configuration Schematic

Slave Serial Mode

The slave serial mode is primarily used when multiple FPGAs are configured in a daisy chain. The serial slave serial mode is also used on the FPGA evaluation board which interfaces to the download cable. A device in the slave serial mode can be used as the lead device in a daisy chain. Figure 39 shows the connections for the slave serial configuration mode.

The configuration data is provided into the FPGA's DIN input synchronous with the configuration clock CCLK input. After the FPGA has loaded its configuration data, it retransmits the incoming configuration data on DOUT. CCLK is routed into all slave serial mode devices in parallel.

Multiple slave FPGAs can be loaded with identical configurations simultaneously. This is done by loading the configuration data into the DIN inputs in parallel.



Figure 39. Slave Serial Configuration Schematic

Slave Parallel Mode

The slave parallel mode is essentially the same as the slave serial mode except that 8 bits of data are input on pins D[7:0] for each CCLK cycle. Due to 8 bits of data being input per CCLK cycle, the DOUT pin does not contain a valid bit stream for slave parallel mode. As a result, the lead device cannot be used in the slave parallel mode in a daisy-chain configuration.

Multiple slave FPGAs can be loaded with identical configurations simultaneously. This is done by loading the configuration data into the D[7:0] inputs in parallel. Figure 40 is a schematic of the connections for the slave parallel configuration mode. \overline{WR} and $\overline{CS0}$ are active-low chip select signals, and CS1 is an activehigh chip select signal.



Figure 40. Slave Parallel Configuration Schematic

Daisy Chain

Multiple FPGAs can be configured by using a daisy chain of the FPGAs. Daisy chaining uses a lead FPGA and one or more FPGAs configured in slave serial mode. The lead FPGA can be configured in any mode except slave parallel mode. (Daisy chaining is not available with the boundary-scan ram_w instruction, discussed later.)

All daisy-chained FPGAs are connected in series. Each FPGA reads and shifts the preamble and length count in on positive CCLK and out on negative CCLK edges.

An upstream FPGA which has received the preamble and length count outputs a high on DOUT until it has received the appropriate number of data frames so that downstream FPGAs do not receive frame start bits (0s). After loading and retransmitting the preamble and length count to a daisy chain of slave devices, the lead device loads its configuration data frames. The loading of configuration data continues after the lead device has received its configuration data if its internal frame bit counter has not reached the length count. When the configuration RAM is full and the number of bits received is less than the length count field, the FPGA shifts any additional data out on DOUT. The configuration data is read into DIN of slave devices on the positive edge of CCLK, and shifted out DOUT on the negative edge of CCLK. Figure 41 shows the connections for loading multiple FPGAs in a daisychain configuration.

The generation of CCLK for the daisy-chained devices which are in slave serial mode differs depending on the configuration mode of the lead device. A master parallel mode device uses its internal timing generator to produce an internal CCLK at eight times its memory address rate (RCLK). The asynchronous peripheral mode device outputs eight CCLKs for each write cycle. If the lead device is configured in either synchronous peripheral or a slave mode, CCLK is routed to the lead device and to all of the daisy-chained devices.

The development system can create a composite configuration bit stream for configuring daisy-chained FPGAs. The frame format is a preamble, a length count for the total bit stream, multiple concatenated data frames, an end-of-configuration frame per device, a postamble, and an additional fill bit per device in the serial chain.

As seen in Figure 41, the INIT pins for all of the FPGAs are connected together. This is required to guarantee that powerup and initialization will work correctly. In general, the DONE pins for all of the FPGAs are also connected together as shown to guarantee that all of the FPGAs enter the start-up state simultaneously. This may not be required, depending upon the start-up sequence desired.



Figure 41. Daisy-Chain Configuration Schematic

Readback

Readback is used to read back the configuration data and, optionally, the state of the PFU outputs. A readback operation can be done while the FPGA is in normal system operation. The readback operation cannot be daisy chained. To use readback, the user selects options in the bit stream generator in the development system.

Table 9 provides readback options selected in the bit stream generator tool. The table provides the number of times that the configuration data can be read back. This is intended primarily to give the user control over the security of the FPGA's configuration program. The user can prohibit readback (0), allow a single readback (1), or allow unrestricted readback (U).

The pins used for readback are readback data (RD_DATA), read configuration (RD_CFGN), and configuration clock (CCLK). A readback operation is initiated by a high-to-low transition on RD_CFGN. The RD_CFGN input must remain low during the readback operation. The readback operation can be restarted at frame 0 by setting the RD_CFGN pin high, applying at least two rising edges of CCLK, and then applying RD_CFGN low again. One bit of data is shifted out on RD_DATA on the rising edge of CCLK. The first start bit of the readback frame is transmitted out on the first rising edge of CCLK after RD_CFGN is input low.

The readback frame contains the configuration data and the state of the internal logic. During readback, the value of all five PFU outputs can be captured. The following options are allowed when doing a capture of the PFU outputs.

- 1. Do not capture data (the data written to the RAMs, usually 0, will be read back).
- 2. Capture data upon entering readback.
- 3. Capture data based upon a configurable signal internal to the FPGA. If this signal is tied to logic 0, capture RAMs are written continuously, which is equivalent to ATT3000 Series capture.
- 4. Capture data on either options 2 or 3 above.

The readback frame has a similar, but not identical, format to the configuration frame. This eases a bitwise comparison between the configuration and readback data. The readback data is not inverted. Every data frame has one low start bit and one high stop bit. The preamble, including the length count field, is not part of the readback frame. The readback frame contains states in locations not used in the configuration. These locations need to be masked out when comparing the configuration and readback frames. The development system optionally provides a readback bit steam to compare to readback data from the FPGA.

Table 9. Readback Options

Option	Function			
0	Inhibit Readback			
1	Allow One Readback Only			
U	Allow Unrestricted Number of Readbacks			

Boundary Scan

The increasing complexity of integrated circuits (ICs) and IC packages has increased the difficulty of testing printed-circuit boards (PCBs). To address this testing problem, the *IEEE* standard 1149.1 - 1990 (*IEEE* Standard Test Access Port and Boundary-Scan Architecture) is implemented in the *ORCA* series of FPGAs. It allows users to efficiently test the interconnection between integrated circuit itself. The *IEEE* 1149.1 standard is a well-defined protocol that ensures interoperability among boundary-scan (BSCAN) equipped devices from different vendors.

The *IEEE* 1149.1 standard defines a test access port (TAP) that consists of a four-pin interface with an optional reset pin for boundary-scan testing of integrated circuits in a system. The *ORCA* Series FPGA provides four interface pins: test data in (TDI), test mode select (TMS), test clock (TCK), and test data out (TDO). The PRGM pin used to reconfigure the device also resets the boundary-scan logic.

The user test host serially loads test commands and test data into the FPGA through these pins to drive outputs and examine inputs. In the configuration shown in Figure 42, where boundary scan is used to test ICs, test data is transmitted serially into TDI of the first BSCAN device (U1), through TDO/TDI connections between BSCAN devices (U2 and U3), and out TDO of the last BSCAN device (U4). In this configuration, the TMS and TCK signals are routed to all boundary-scan ICs in parallel so that all boundary-scan components operate in the same state. In other configurations, multiple scan paths are used instead of a single ring. When multiple scan paths are used, each ring is independently controlled by its own TMS and TCK signals.

Figure 43 provides a system interface for components used in the boundary-scan testing of PCBs. The three major components shown are the test host, boundary-scan support circuit, and the devices under test (DUTs). The DUTs shown here are *ORCA* Series FPGAs with dedicated boundary-scan circuitry. The test host is normally one of the following: automatic test equipment (ATE), a workstation, a PC, or a microprocessor.





Fig.34.a(M)

Key: BSC = boundary-scan cell, BDC = bidirectional data cell, and DCC = data control cell.

Figure 42. Printed-Circuit Board with Boundary-Scan Circuitry



Figure 43. Boundary-Scan Interface

The boundary-scan support circuit shown in Figure 43 is the AT&T 497AA Boundary-Scan Master (BSM). The BSM off-loads tasks from the test host to increase test throughput. To interface between the test host and the DUTs, the BSM has a general microprocessor interface and provides parallel-to-serial/serial-to-parallel conversion, as well as three 8K data buffers. The BSM also increases test throughput with a dedicated automatic test pattern generator and with compression of the test response with a signature analysis register. The PCbased AT&T boundary-scan test card/software allows a user to quickly prototype a boundary-scan test setup.

Boundary-Scan Instructions

The ORCA Series boundary-scan circuitry is used for three mandatory *IEEE* 1149.1 tests (EXTEST, SAM-PLE/PRELOAD, BYPASS) and four AT&T-defined instructions. The 3-bit wide instruction register supports the eight instructions listed in Table 10.

Code	Instruction		
000	EXTEST		
001	PLC Scan Ring 1		
010	RAM Write (RAM_W)		
011	Reserved		
100	SAMPLE/PRELOAD		
101	PLC Scan Ring 2		
110	RAM Read (RAM_R)		
111	BYPASS		

The external test (EXTEST) instruction allows the interconnections between ICs in a system to be tested for opens and stuck-at faults. If an EXTEST instruction is performed for the system shown in Figure 42, the connections between U1 and U2 (shown by nets a, b, and c) can be tested by driving a value onto the given nets from one device and then determining whether the same value is seen at the other device. This is determined by shifting 2 bits of data for each pin (one for the output value and one for the 3-state value) through the BSR until each one aligns to the appropriate pin. Then, based upon the value of the 3-state signal, either the I/O pad is driven to the value given in the BSR, or the BSR is updated with the input value from the I/O pad, which allows it to be shifted out TDO.

The SAMPLE instruction is useful for system debugging and fault diagnosis by allowing the data at the FPGA's I/Os to be observed during normal operation. The data for all of the I/Os is captured simultaneously into the BSR, allowing them to be shifted-out TDO to the test host. Since each I/O buffer in the PICs is bidirectional, two pieces of data are captured for each I/O pad: the value at the I/O pad and the value of the 3state control signal.

There are four AT&T-defined instructions. The PLC scan rings 1 and 2 (PSR1, PSR2) allow user-defined internal scan paths using the PLC latches/FFs. The RAM_Write Enable (RAM_W) instruction allows the user to serially configure the FPGA through TDI. The RAM_Read Enable (RAM_R) allows the user to read back RAM contents on TDO after configuration.

ORCA Boundary-Scan Circuitry

The ORCA Series boundary-scan circuitry includes a test access port controller (TAPC), instruction register (IR), boundary-scan register (BSR), and bypass register. It also includes circuitry to support the four AT&T-defined instructions.

Figure 44 shows a functional diagram of the boundaryscan circuitry that is implemented in the *ORCA* series. The input pins' (TMS, TCK, and TDI) locations vary depending on the part, and the output pin is the dedicated TDO/RD_DATA output pad. Test data in (TDI) is the serial input data. Test mode select (TMS) controls the boundary-scan test access port controller (TAPC). Test clock (TCK) is the test clock on the board.

The BSR is a series connection of boundary-scan cells (BSCs) around the periphery of the IC. Each I/O pad on the FPGA, except for CCLK, DONE, and the boundaryscan pins (TCK, TDI, TMS, and TDO), is included in the BSR. The first BSC in the BSR (connected to TDI) is located in the first PIC I/O pad on the left of the top side of the FPGA (PTA PIC). The BSR proceeds clockwise around the top, right, bottom, and left sides of the array. The last BSC in the BSR (connected to TDO) is located on the top of the left side of the array (PLA3).

The bypass instruction uses a single FF which resynchronizes test data that is not part of the current scan operation. In a bypass instruction, test data received on TDI is shifted out of the bypass register to TDO. Since the BSR (which requires a two FF delay for each pad) is bypassed, test throughput is increased when devices that are not part of a test operation are bypassed.

The boundary-scan logic is enabled before and during configuration. After configuration, a configuration option determines whether or not boundary-scan logic is used.

The 32-bit boundary-scan identification register contains the manufacturer's ID number, unique part number, and version, but is not implemented in the *ORCA* series of FPGAs. If boundary scan is not used, TMS, TDI, and TCK become user I/Os, and TDO is 3-stated or used in the readback operation.



5-2840(M)2C



ORCA Series TAP Controller (TAPC)

The ORCA Series TAP controller (TAPC) is a 1149.1 compatible test access port controller. The 16 JTAG state assignments from the *IEEE* 1149.1 specification are used. The TAPC is controlled by TCK and TMS. The TAPC states are used for loading the IR to allow three basic functions in testing: providing test stimuli (Update DR), test execution (Run Test/Idle), and obtaining test responses (Capture DR). The TAPC allows the test host to shift in and out both instructions and test data/results. The inputs and outputs of the TAPC are provided in the table below. The outputs are primarily the control signals to the instruction register and the data register.

Symbol	1/0	Function
TMS	1	Test Mode Select
ТСК		Test Clock
PUR	1	Powerup Reset
PRGM		BSCAN Reset
TRESET	0	Test Logic Reset
Select	0	Select IR (High); Select DR (Low)
Enable	0	Test Data Out Enable
Capture DR	0	Capture/Parallel Load DR
Capture IR	0	Capture/Parailel Load IR
Shift DR	0	Shift Data Register
Shift IR	0	Shift Instruction Register
Update DR	0	Update/Parallel Load DR
Update IR	0	Update/Parallel Load IR

The TAPC generates control signals which allow capture, shift, and update operations on the instruction and data registers. In the capture operation, data is loaded into the register. In the shift operation, the captured data is shifted out while new data is shifted in. In the update operation, either the instruction register is loaded for instruction decode, or the boundary-scan register is updated for control of outputs.

The test host generates a test by providing input into the ORCA Series TMS input synchronous with TCK. This sequences the TAPC through states in order to perform the desired function on the instruction register or a data register. Figure 45 provides a diagram of the state transitions for the TAPC. The next state is determined by the TMS input value.



Figure 45. TAP Controller State Transition Diagram

Boundary-Scan Cells

Figure 46 is a diagram of the boundary-scan cell (BSC) in the ORCA series PICs. There are four BSCs in each PIC: one for each pad, except as noted above. The BSCs are connected serially to form the BSR. The BSC controls the functionality of the in, out, and 3-state signals for each pad.

The BSC allows the I/O to function in either the normal or test mode. Normal mode is defined as when an output buffer receives input from the PLC array and provides output at the pad or when an input buffer provides input from the pad to the PLC array. In the test mode, the BSC executes a boundary-scan operation, such as shifting in scan data from an upstream BSC in the BSR, providing test stimuli to the pad, capturing test data at the pad, etc.

The primary functions of the BSC are shifting scan data serially in the BSR and observing input (p_in), output (p_out), and 3-state (p_ts) signals at the pads. The BSC consists of two circuits: the bidirectional data cell is used to access the input and output data, and the

direction control cell is used to access the 3-state value. Both cells consist of a flip-flop used to shift scan data which feeds a flip-flop to control the I/O buffer. The bidirectional data cell is connected serially to the direction control cell to form a boundary-scan shift register.

The TAPC signals (capture, update, shiftn, treset, and TCK) and the MODE signal control the operation of the BSC. The bidirectional data cell is also controlled by the high out/low in (HOLI) signal generated by the direction control cell. When HOLI is low, the bidirectional data cell receives input buffer data into the BSC. When HOLI is high, the BSC is loaded with functional data from the PLC.

The MODE signal is generated from the decode of the instruction register. When the MODE signal is high (EXTEST), the scan data is propagated to the output buffer. When the MODE signal is low (BYPASS or SAMPLE), functional data from the FPGA's internal logic is propagated to the output buffer.

The boundary-scan description language (BSDL) is provided for each device in the ORCA series of FPGAs. The BSDL is generated from a device profile, pinout, and other boundary-scan information.



Figure 46. Boundary-Scan Cell



Figure 47. Instruction Register Scan Timing Diagram

Boundary-Scan Timing

To ensure race-free operation, data changes on specific clock edges. The TMS and TDI inputs are clocked in on the rising edge of TCK, while changes on TDO occur on the falling edge of TCK. In the execution of an EXTEST instruction, parallel data is output from the BSR to the FPGA pads on the falling edge of TCK. The maximum frequency allowed for TCK is 10 MHz.

Figure 47 shows timing waveforms for an instruction scan operation. The diagram shows the use of TMS to sequence the TAPC through states. The test host (or BSM) changes data on the falling edge of TCK, and it is clocked into the DUT on the rising edge.

ORCA Timing Characteristics

To define speed grades, the ORCA Series part number designation (see Table 43) uses a single-digit number to designate a speed grade. This number is not related to any single ac parameter. Higher numbers indicate a faster set of timing parameters. The actual speed sorting is based on testing the delay in a path consisting of an input buffer, combinatorial delay through all PLCs in a row, and an output buffer. Other tests are then done to verify other delay parameters, such as routing delays, setup times to FFs, etc.

The most accurate timing characteristics are reported by the timing analyzer in the ORCA Foundry Development System. A timing report provided by the development system after layout divides path delays into logic and routing delays. The timing analyzer can also provide logic delays prior to layout. While this allows routing budget estimates, there is wide variance in routing delays associated with different layouts.

The logic timing parameters noted in the Electrical Characteristics section of this data sheet are the same as those in the design tools. In the PFU timing given in Table 28, symbol names are generally a concatenation of the PFU operating mode (as defined in Table 2) and the parameter type. The wildcard character (*) is used in symbol names to indicate that the parameter applies to any sub-LUT. The setup, hold, and propagation delay parameters, defined below, are designated in the symbol name by the SET, HLD, and DEL characters, respectively.

ORCA Timing Characteristics

(continued)

The values given for the parameters are the same as those used during production testing and speed binning of the devices. The junction temperature and supply voltage used to characterize the devices are listed in the delay tables. Actual delays at nominal temperature and voltage for best-case processes can be much better than the values given.

Table 12 and Table 13 provide approximate power supply and junction temperature derating for commercial and industrial devices. The delay values in this data sheet and reported by *ORCA* Foundry are shown as **1.00** in the tables. The method for determining the maximum junction temperature is defined in the Thermal Characteristics section. Taken cumulatively, the range of parameter values for best-case vs. worst-case processing, supply voltage, and junction temperature can approach 3 to 1.

Table 12. Derating for Commercial Devices

TJ	Power Supply Voltage				
(°C)	4.75 V	5.0 V	5.25 V		
0	0.76	0.73	0.69		
25	0.81	0.78	0.75		
85	0.93	0.90	0.86		
100	0.97	0.93	0.89		
125	1.00	0.96	0.92		

TJ	Power Supply Voltage						
(°C)	4.5 V	4.75 V	5.0 V	5.25 V	5.5 V		
-40	0.67	0.64	0.62	0.60	0.57		
0	0.76	0.73	0.69	0.66	0.64		
25	0.81	0.78	0.75	0.72	0.68		
85	0.93	0.90	0.86	0.82	0.79		
100	0.97	0.93	0.89	0.85	0.81		
125	1.00	0.96	0.92	0.88	0.84		

In addition to supply voltage, process variation, and operating temperature, circuit and process improvements of the *ORCA* series FPGAs over time will result in significant improvement of the actual performance over those listed for a speed grade. Even though lower speed grades may still be available, the distribution of yield to timing parameters may be several speed bins higher than that designated on a product brand. Design practices need to consider best-case timing parameters (e.g., delays = 0), as well as worst-case timing.

The routing delays are a function of fan-out and the capacitance associated with the CIPs and metal interconnect in the path. The number of logic elements which can be driven (or fan-out) by PFUs is unlimited, although the delay to reach a valid logic level can exceed timing requirements. It is difficult to make accurate routing delay estimates prior to design compilation based on fan-out. This is because the CAE software may delete redundant logic inserted by the designer to reduce fan-out, and/or it may also automatically reduce fan-out by net splitting.

The waveform test points are given in the Measurement Conditions section of this data sheet. The timing parameters given in the electrical characteristics tables in this data sheet follow industry practices, and the values they reflect are described below.

Propagation Delay — the time between the specified reference points. The delays provided are the worst case of the tphh and tpll delays for noninverting functions, tplh and tphl for inverting functions, and tphz and tplz for 3-state enable.

Setup Time — the interval immediately preceding the transition of a clock or latch enable signal, during which the data must be stable to ensure it is recognized as the intended value.

Hold Time — the interval immediately following the transition of a clock or latch enable signal, during which the data must be held stable to ensure it is recognized as the intended value.

3-state Enable — the time from when a ts[3:0] signal becomes active and the output pad reaches the high-impedance state.

Estimating Power Dissipation

The total operating power dissipated is estimated by summing the standby (IDDSB), internal, and external power dissipated. The internal and external power is the power consumed in the PLCs and PICs, respectively. In general, the standby power is small and may be neglected. The total operating power is as follows:

$$\mathsf{PT} = \Sigma \mathsf{PPLC} + \Sigma \mathsf{PPIC}$$

The internal operating power is made up of two parts: clock generation and PFU output power. The PFU output power can be estimated based upon the number of PFU outputs switching when driving an average fanout of two:

For each PFU output that switches, 0.19 mW/MHz needs to be multiplied times the frequency (in MHz) that the output switches. Generally, this can be estimated by using one-half the clock rate, multiplied by some activity factor; for example, 20%.

The power dissipated by the clock generation circuitry is based upon three parts: the fixed clock power, the power/clock branch row or column, and the clock power dissipated in each PFU that uses this particular clock. Therefore, the clock power can be calculated for the three parts using the following equations:

2C04 Clock Power

- P = [0.64 mW/MHz
 - + (0.22 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C04 Clock Power \approx 4.1 mW/MHz.

2C06 Clock Power

- P = [0.65 mW/MHz
 - + (0.26 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C06 Clock Power ≈ 5.6 mW/MHz.

2C08 Clock Power

- P = [0.66 mW/MHz
 - + (0.29 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C08 Clock Power \approx 7.2 mW/MHz.

2C10 Clock Power

- P = [0.67 mW/MHz]
 - + (0.33 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C10 Clock Power \approx 9.2 mW/MHz.

2C12 Clock Power

- P = [0.69 mW/MHz
 - + (0.37 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C12 Clock Power ≈ 11.4 mW/MHz.

2C15 Clock Power

- P = [0.70 mW/MHz
 - + (0.40 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C15 Clock Power \approx 13.7 mW/MHz.

2C26 Clock Power

- P = [0.71 mW/MHz
 - + (0.47 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C26 Clock Power \approx 19.2 mW/MHz.

2C40 Clock Power

- P = [0.75 mW/MHz
 - + (0.57 mW/MHz Branch) (# Branches)
 - + (0.025 mW/MHz PFU) (# PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit) 2C40 Clock Power \approx 29.1 mW/MHz.

The power dissipated in a PIC is the sum of the power dissipated in the four I/Os in the PIC. This consists of power dissipated by inputs and ac power dissipated by outputs. The power dissipated in each I/O depends on whether it is configured as an input, output, or input/ output. If an I/O is operating as an output, then there is a power dissipation component for PIN, as well as POUT. This is because the output feeds back to the input.

Estimating Power Dissipation

(continued)

The power dissipated by a TTL input buffer is estimated as:

PTTL = 1.8 mW + 0.20 mW/MHz

The power dissipated by a CMOS input buffer is estimated as:

PCMOS = 0.20 mW/MHz

The ac power dissipation from an output or bidirectional is estimated by the following:

POUT =
$$(CL + 9 \text{ pF}) \times \text{VDD}^2 \times \text{F}$$
 Watts

where the unit for CL is farads, and the unit for F is Hz.

As an example of estimating power dissipation, suppose a fully utilized 2C15 has an average of three outputs for each of the 400 PFUs, that all 20 clock branches are used, that 150 of the 400 PFUs have FFs clocked at 40 MHz, and that the PFU outputs have an average activity factor of 20%. Twenty TTL-configured inputs, 20 CMOS-configured inputs, 32 outputs driving 30 pF loads, and 16 bidirectional I/Os driving 50 pF loads are also generated from the 40 MHz clock with an average activity factor of 20%. The worst-case power dissipation is estimated as follows:

PPFU = 400 x 3 (0.19 mW/MHz x 20 MHz x 20%) = 912 mW

- PCLK \approx [0.70 mW/MHz + (0.40 mW/MHz Branch) (20 Branches)
 - + (0.025 mW/MHz PFU) (150 PFUs) [40 MHz]] = 498 mW
- PTTL = 20 x [1.8 mW + (0.20 mW/MHz x 20 MHz x 20%)]

- POUT = 30 x [(30 pF + 9 pF) x 5.5252 x 20 MHz x 20%] = 129 mW
- PBID = 16 x [(50 pF + 9 pF) x 5.5252 x 20 MHz x 20%]= 104 mW

Pin Information

.

Table 14. Pin Descriptions

Symbol	VO	· Description
Dedicated Pins		
VDD		Positive power supply.
GND		Ground supply.
RESET	1	During configuration, RESET forces the restart of configuration and a pull-up is enabled. After configuration, RESET can be used as a general FPGA input or as a direct input, which causes all PLC latches/FFs to be asynchronously set/reset.
CCLK	1	In the master and asynchronous peripheral modes, CCLK is an output which strobes configuration data in. In the slave or synchronous peripheral mode, CCLK is input synchronous with the data on DIN or D[7:0].
DONE	I/O	DONE is a bidirectional pin with an optional pull-up resistor. As an active-low, open- drain output, it indicates that configuration is complete. As an input, a low level on DONE delays FPGA start-up after configuration.
PRGM	1	PRGM is an active-low input that forces the restart of configuration and resets the boundary-scan circuitry. This pin always has an active pull-up.
RD_CFGN	1	If readback is enabled, after configuration, a high-to-low transition on RD_CFGN ini- tiates a readback of configuration data, including PFU output states, starting with frame address 0. During configuration, this is an active-low input that activates the TS_ALL function and 3-states all the I/O. This same functionality can be selected after configuration as well. This pin always has an active pull-up.
RD_DATA/TDO	0	RD_DATA/TDO is a dual-function pin. If used for readback, RD_DATA provides con- figuration data out. If used in boundary scan, TDO is test data out.
Special-Purpose Pi	ns	
RDY/BUSY	0	During configuration in peripheral mode, RDY/BUSY indicates another byte can be written to the FPGA. If a read operation is done when the device is selected, the same status is also available on D7 in asynchronous peripheral mode. After configuration, the pin is a user-programmable I/O.
RCLK	0	During the master parallel configuration mode, RCLK is a read output signal to an external memory. This output is not normally used. After configuration, this pin is a user-programmable I/O pin.
DIN	Ι	During slave serial or master serial configuration modes, DIN accepts serial configu- ration data synchronous with CCLK. During parallel configuration modes, DIN is the D0 input. During configuration, a pull-up is enabled, and after configuration, this pin is a user-programmable I/O pin.
M0, M1, M2	1	M0—M2 are used to select the configuration mode. See Table 8 for the configuration modes. During configuration, a pull-up is enabled, and after configuration, the pins are user-programmable I/O.
M3	1	M3 is used to select the speed of the internal oscillator during configuration. When M3 is low, the oscillator frequency is 10 MHz. When M3 is high, the oscillator is 1.25 MHz. During configuration, a pull-up is enabled, and after configuration, this pin is a user-programmable I/O pin.

- -

r

ţ

Pin Information (continued)

Table 14. F	Pin Descriptions	(continued)
-------------	------------------	-------------

Symbol	VO	Description
TDI, TCK, TMS	1	If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs. If boundary scan is not selected, all boundary-scan functions are inhibited once configuration is complete, and these pins are user-programmable I/O pins. Even if boundary scan is not used, either TCK or TMS must be held at logic 1 during configuration. Each pin has a pull-up enabled during configuration.
HDC	0	High During Configuration is output high until configuration is complete. It is used as a control output indicating that configuration is not complete. After configuration, this pin is a user-programmable I/O pin.
LDC	0	Low During Configuration is output low until configuration is complete. It is used as a control output indicating that configuration is not complete. After configuration, this pin is a user-programmable I/O pin.
ĪNĪT	1/0	INIT is a bidirectional signal before and during configuration. During configuration, a pull-up is enabled, but an external pull-up resistor is recommended. As an active-low open-drain output, INIT is held low during power stabilization and internal clearing of memory. As an active-low input, INIT holds the FPGA in the wait-state before the start of configuration. After configuration, the pin is a user-programmable I/O pin.
CS0, CS1, WR, RD	1	$\overline{CS0}$, CS1, \overline{WR} , \overline{RD} are used in the asynchronous peripheral configuration modes. The FPGA is selected when $\overline{CS0}$ is low and CS1 is high. When selected, a low on the write strobe, \overline{WR} , loads the data on D[7:0] inputs into an internal data buffer. \overline{WR} , $\overline{CS0}$, and CS1 are also used as chip selects in the slave parallel mode.
		A low on RD changes D7 into a status output. As a status indication, a high indicates ready and a low indicates busy. WR and RD should not be used simultaneously. If they are, the write strobe overrides. During configuration, a pull-up is enabled, and after configuration, the pins are user-programmable I/O pins.
A[17:0]	0	During master parallel configuration mode, A[17:0] address the configuration EPROM. During configuration, a pull-up is enabled, and after configuration, the pins are user-programmable I/O pins.
D[7:0]	-	During master parallel, peripheral, and slave parallel configuration modes, D[7:0] receive configuration data and each pin has a pull-up enabled. After configuration, the pins are user-programmable I/O pins.
DOUT	0	During configuration, DOUT is the serial data output that can drive the DIN of daisy- chained slave LCA devices. Data out on DOUT changes on the falling edge of CCLK. After configuration, DOUT is a user-programmable I/O pin.

~

Package Compatibility

The package pinouts are consistent across *ORCA* Series FPGAs. This allows a designer to select a package based on I/O requirements and change the FPGA without relaying out the printed-circuit board. The change might be to a larger FPGA, if additional functionality is needed, or a smaller FPGA to decrease unit cost.

Table 15 provides the number of user I/Os available for AT&T ORCA Series FPGAs for each available package. Each package has six dedicated configuration pins.

Tables 16—23 provide the package pin and pin function for the ORCA 2C Series FPGAs and packages. The bond pad name is identified in the PIC nomenclature used in the ORCA Foundry design editor.

When the number of FPGA bond pads exceeds the number of package pins, bond pads are unused. When the number of of package pins exceeds the number of bond pads, package pins are left unconnected (no connects).

For each package in the 2C Series, Tables 16—23 provide package pin functionality and the bond pad connection. When a package pin is to be left as a no connect for a specific die, it is indicated as a note in the bond pad column for the FPGA. The tables provide no information on unused pads.

Device	84-Pin PLCC	100-Pin TQFP	144-Pin TQFP	208-Pin SQFP/ SQFP-PQ2	240-Pin SQFP/ SQFP-PQ2	304-Pin SQFP/ SQFP-PQ2	364-Pin CPGA	428-Pin CPGA
ATT2C04		.	<u>.</u>	•	•••••	L		L
User I/Os	64	77	114	160			_	
VDD/VSS	14	17	24	31	_			
ATT2C06								· ·
User I/Os	64	77	114	171	192	—	_	
VDD/VSS	14	17	24	31	42			
ATT2C08		•				I		L
User I/Os	64			171	192	224		
VDD/VSS	14	-		31	40	46		
ATT2C10	•			<u> </u>				
User I/Os	64	_		171	192	252	_	
VDD/Vss	14		-	31	40	46		_
ATT2C12		•						·
User I/Os		—		171	192	252	320	
VDD/VSS		_	_	31	42	46	38	
ATT2C15				·				
User I/Os	_	_		171	192	252	320	—
VDD/VSS	_			31	42	46	38	
ATT2C26				•	•	·		
User I/Os	_			171	192	252	_	384
VDD/VSS	_			31	42	46	_	38
ATT2C40		·		·	· · · · · · · · · · · · · · · · · · ·	·		· · · · · · · · · · · · · · · · · · ·
User I/Os		—		171	192	252	_	384
VDD/Vss	_	_		31	42	46	<u> </u>	38

Table 15. ORCA 2C Series FPGA I/Os Summary

AT&T Microelectronics

Table 16. ATT2C04, ATT2C06, ATT2C08, and ATT2C10 84-Pin PLCC Pinout

Pin	2C04 Pad	2C06 Pad	2C08 Pad	2C10 Pad	Function	Pin	2C04 Pad	2C06 Pad	2C08 Pad	2C10 Pad	Function
1	VSS	VSS	VSS	VSS	VSS	43	VSS	VSS	Vss	VSS	· VSS
2	PTE0	PTF0	PTG0	PTH0	I/O-D2	44	PBF0	PBG0	PBH0	PBIO	I/O
3	VSS	Vss	VSS	Vss	VSS	45	VSS	VSS	Vss	Vss	VSS
4	PTD3	PTE3	PTF3	PTG3	I/O-D1	46	PBG0	PBH0	PBI0	PBJ0	I/O
5	PTD0	PTE0	PTF0	PTG0	I/O-D0/DIN	47	PBG3	PBH3	PBI3	PBJ3	I/O
6	PTC0	PTD0	PTE0	PTF0	I/O-DOUT	48	PBH0	PBI0	PBJ0	PBK0	I/O-HDC
7	PTB3	PTC3	PTD3	PTE3	I/O	49	PBI0	PBJ0	PBK0	PBL0	I/O-LDC
8	PTB0	PTC0	PTD0	PTD0	I/O-TDI	50	PBI3	PBJ3	PBK3	PBM0	I/O
9	PTA3	PTB0	PTC0	PTC0	I/O-TMS	51	PBJ0	PBK0	PBL2	PBM3	I/O-INIT
10	PTA0	PTA0	PTA0	PTA0	I/O-TCK	52	PBJ3	PBL0	PBM3	PBO3	I/O
11	RD_DATA		RD_DATA		RD_DATA/	53	DONE	DONE	DONE	DONE	DONE
	/TDO	/TDO	/TDO	/TDO	TDO						
12	VDD	VDD	VDD	VDD	VDD	54	RESET	RESET	RESET	RESET	RESET
13	VSS	VSS	VSS	Vss	VSS	55	PRGM	PRGM	PRGM	PRGM	PRGM
14	PLA2	PLA0	PLB3	PLB3	I/O-A0	56	PRJ0	PRL0	PRN0	PRP0	I/O-M0
15	PLA0	PLB0	PLC0	PLC0	I/O-A1	57	PRJ3	PRK0	PRLO	PRNO	I/O
16	PLB3	PLC3	PLD3	PLD0	I/O-A2	58	PRI0	PRJ0	PRK0	PRM1	I/O-M1
17	PLB0	PLC0	PLD0	PLE0	I/O-A3	59	PRI3	PRJ3	PRK3	PRL1	I/O
18	PLC0	PLD0	PLE0	PLF0	I/O-A4	60	PRH0	PRI0	PRJ0	PRK0	I/O-M2
19	PLD3	PLE3	PLF3	PLG3	I/O-A5	61	PRG0	PRH0	PRI0	PRJ0	I/O-M3
20	PLD0	PLE0	PLF0	PLG0	I/O-A6	62	PRG3	PRH3	PRI3	PRJ3	I/O
21	PLE0	PLF0	PLG0	PLH0	I/O-A7	63	PRF0	PRG0	PRH3	PRI3	I/O
22	VDD	VDD	VDD	VDD	VDD	64	VDD	VDD	VDD	VDD	VDD
23	PLF0	PLG0	PLH0	PLI0	I/O-A8	6 5	PRE0	PRF0	PRG0	PRH0	1/0
24	Vss	VSS	VSS	· VSS	Vss	6 6	VSS	Vss	Vss	VSS	VSS
25	PLG3	PLH3	PLI3	PLJ3	I/O-A9	67	PRD0	PRE0	PRF0	PRG0	I/O
26	PLG0	PLH0	PLI0	PLJ0	I/O-A10	68	PRD3	PRE3	PRF3	PRG3	1/O
27	PLH0	PLI0	PLJ0	PLK0	I/O-A11	69	PRC0	PRD0	PRE0	PRF0	I/O-CS1
28	PLI3	PLJ3	PLK3	PLL3	I/O-A12	70	PRB0	PRC0	PRD0	PRE0	1/O- <u>CS0</u>
29	PLI0	PLJ0	PLK0	PLM3	I/O-A13	71	PRB3	PRC3	PRD3	PRD3	I/O
30	PLJ3	PLK0	PLL0	PLN2	I/O-A14	72	PRA0	PRB0	PRC0	PRC0	I/O-RD
31	PLJ0	PLL0	PLN0	PLP0	I/O-A15	73	PRA3	PRA0	PRB0	PRB0	I/O-WR
32	CCLK	CCLK	CCLK	CCLK	CCLK	74	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN
33	VDD	VDD	VDD	VDD	VDD	75	VDD	VDD	VDD	VDD	VDD
34	Vss	Vss	VSS	Vss	Vss	76	VSS	Vss	Vss	VSS	VSS
35	PBA0	PBA0	PBA0	PBA0	I/O-A16	77	PTJ2	PTLO	PTM3	PTO3	I/O-RDY/ RCLK
36	PBA3	PBB0	PBC0	PBC1	I/O-A17	78	PTI3	PTK0	PTL2	РТМЗ	I/O-D7
37	PBB0	PBC0	PBC3	PBD3	I/O	79	PTI2	PTJ3	РТКЗ	PTM0	I/O
38	PBB3	PBC3	PBD3	PBE3	I/O	80	PTI0	PTJ0	PTK1	PTL1	I/O-D6
39	PBC0	PBD0	PBE0	PBF0	1/0	81	PTH0	PTI0	PTJ0	РТК0	I/O-D5
40	PBD0	PBE0	PBF0	PBG0	1/O	82	PTG3	PTH3	PTI3	PTJ3	I/O
41	PBD3	PBE3	PBF3	PBG3	1/0	83	PTG0	PTH0	PTI0	PTJO	I/O-D4
42	PBE0	PBF0	PBG0	PBH0	I/O	84	PTF0	PTG0	PTH0	PTIO	I/O-D3

. .

Table 17. ATT2C04 and ATT2C06 100-Pin TQFP Pinout

Pin	2C04 Pad	2C06 Pad	Function	Pin	2C04 Pad	2C06 Pad	Function
1	VDD	VDD	VDD	43	PBH2	PBI2	I/O
2	Vss	Vss	Vss	44	PBH3	PBI3	I/O
3	PLA2	PLA0	I/O-A0	45	PBIO	PBJ0	I/O-LDC
4	PLA0	PLB0	I/O-A1	46	PBI3	PBJ3	I/O
5	PLB3	PLC3	I/O-A2	47	PBJ0	PBK0	I/O-INIT
6	PLB0	PLC0	I/O-A3	48	PBJ3	PBL0	1/0
7	PLC3	PLD3	I/O	49	DONE	DONE	DONE
8	PLC0	PLD0	I/O-A4	50	VDD	VDD	VDD
9	PLD3	PLE3	I/O-A5	51	RESET	RESET	RESET
10	PLD0	PLE0	I/O-A6	52	PRGM	PRGM	PRGM
11	PLE3	PLF3	Ī/O	53	PRJ0	PRL0	I/O-M0
12	PLE0	PLF0	I/O-A7	54	PRJ3	PRK0	I/O
13	VDD	VDD	VDD	55	PRI0	PRJ0	I/O-M1
14	PLF0	PLG0	I/O-A8	56	PRI3	PRJ3	I/O
15	Vss	Vss	Vss	57	PRH0	PRI0	I/O-M2
16	PLG3	PLH3	I/O-A9	58	PRH3	PRI3	I/O
17	PLG0	PLH0	I/O-A10	59	PRG0	PRH0	I/O-M3
18	PLH0	PLIO	I/O-A11	60	PRG3	PRH3	I/O
19	PLI3	PLJ3	I/O-A12	61	Vss	Vss	Vss
20	PLI2	PLJ2	I/O	62	PRF0	PRG0	I/O
21	PLI0	PLJ0	I/O-A13	63	VDD	VDD	VDD
22	PLJ3	PLK0	I/O-A14	64	PRE0	PRF0	I/O
23	PLJ0	PLL0	I/O-A15	65	Vss	Vss	Vss
24	Vss	Vss	Vss	66	PRD0	PRE0	I/O
25	CCLK	CCLK	CCLK	67	PRD3	PRE3	I/O
26	VDD	VDD	VDD	68	PRC0	PRD0	I/O-CS1
27	Vss	Vss	Vss	69	PRC3	PRD3	I/O
28	PBA0	PBA0	I/O-A16	70	PRB0	PRC0	I/O- <u>CS0</u>
29	PBA2	PBA3	1/0	71	PRB3	PRC3	1/0
30	PBA3	PBB0	I/O-A17	72	PRA0	PRB0	I/O-RD
31	PBB0	PBC0	I/O	73	PRA2	PRB3	I/O
32	PBB3	PBC3	I/O	74	PRA3	PRA0	I/O-WR
33	PBC0	PBD0	I/O	75	RD_CFGN	RD_CFGN	RD_CFGN
34	PBD0	PBE0	I/O	76	VDD	VDD	VDD
35	PBD3	PBE3	I/O	77	Vss	Vss	Vss
36	PBE0	PBF0	I/O	78	PTJ2	PTL0	I/O-RDY/RCLK
37	Vss	Vss	Vss	79	PTI3	PTK0	I/O-D7
38	PBF0	PBG0	I/O	80	PTI2	PTJ3	I/O
39	Vss	Vss	Vss	81	PTIO	PTJ0	I/O-D6
40	PBG0	PBH0	I/O	82	PTH3	PTI3	1/0
41	PBG3	PBH3	I/O	83	PTH0	PTI0	I/O-D5
42	PBH0	PBI0	I/O-HDC	84	PTG3	PTH3	I/O

AT&T Microelectronics

- - -

24

Pin	2C04 Pad	2C06 Pad	Function	Pin	2C04 Pad	2C06 Pad	Function
85	PTG0	PTH0	I/O-D4	93	PTC3	PTD3	1/0
86	PTF3	PTG3	1/0	94	PTC0	PTD0	I/O-DOUT
87	PTF0	PTG0	I/O-D3	95	PTB3	PTC3	I/O
88	Vss	Vss	Vss	96	PTB0	PTC0	I/O-TDI
89	PTE0	PTF0	1/O-D2	97	PTA3	PTB0	I/O-TMS
90	Vss	Vss	Vss	98	PTA2	PTA3	I/O
91	PTD3	PTE3	I/O-D1	99	PTA0	PTA0	I/O-TCK
92	PTD0	PTE0	I/O-D0/DIN	100	RD_DATA/TDO	RD_DATA/TDO	RD_DATA/TDO

Table 17. ATT2C04 and ATT2C06 100-Pin TQFP Pinout (continued)

.

÷

Pin Information (continued)

Table 18. ATT2C04 and ATT2C06 144-Pin TQFP Pinout

Pin	2C04 Pad	2C06 Pad	Function	Pin	2C04 Pad	2C06 Pad	Function
1	VDD	VDD	VDD	43	PBB1	PBC1	1/0
2	Vss	Vss	Vss	44	PBB3	PBC3	1/0
3	PLA2	PLA0	I/O-A0	45	VDD	VDD	VDD
4	PLA1	PLB3	I/O	46	PBC0	PBD0	I/O _
5	PLA0	PLB0	I/O-A1	47	PBC3	PBD3	I/O
6	PLB3	PLC3	I/O-A2	48	PBD0	PBE0	I/O
7	PLB0	PLC0	I/O-A3	49	PBD2	PBE2	1/0
8	PLC3	PLD3	I/O	50	PBD3	PBE3	1/0
9	PLC2	PLD2	1/0	51	PBE0	PBF0	1/0
10	PLC0	PLD0	I/O-A4	52	PBE2	PBF2	1/0
11	PLD3	PLE3	I/O-A5	53	PBE3	PBF3	1/0
12	PBD2	PBE2	I/O	54	Vss	Vss	Vss
13	PLD0	PLE0	I/O-A6	55	PBF0	PBG0	1/0
14	Vss	Vss	Vss	56	PBF2	PBG2	1/0
15	PLE3	PLF3	1/0	57	PBF3	PBG3	1/0
16	PLE2	PLF2	I/O	58	PBG0	PBH0	1/0
17	PLE0	PLF0	I/O-A7	59	PBG3	PBH3	1/0
18	VDD	VDD	VDD	60	PBH0	PBI0	I/O-HDC
19	PLF3	PLG3	1/0	61	PBH2	PBI2	I/O -
20	PLF2	PLG2	1/0	62	PBH3	PBI3	I/O
21	PLF0	PLG0	I/O-A8	63	VDD	VDD	VDD
22	Vss	Vss	Vss	64	PBI0	PBJ0	I/O-LDC
23	PLG3	PLH3	I/O-A9	65	PBI2	PBJ2	1/0
24	PLG0	PLH0	I/O-A10	66	PBI3	PBJ3	1/0
25	PLH3	PLI3	1/0	67	PBJ0	PBK0	I/O-INIT
26	PLH2	PLI2	I/O	68	PBJ2	PBK3	I/O
27	PLH0	PLI0	I/O-A11	69	PBJ3	PBL0	I/O
28	PLI3	PLJ3	I/O-A12	70	Vss	Vss	Vss
29	PBI2	PBJ2	1/0	71	DONE	DONE	DONE
30	PL10	PLJ0	I/O-A13	72	VDD	VDD	VDD
31	PLJ3	PLK0	I/O-A14	73	Vss	Vss	Vss
32	PLJ2	PLL3	1/0	74	RESET	RESET	RESET
33	PLJ1	PLL1	1/0	75	PRGM	PRGM	PRGM
34	PLJ0	PLL0	I/O-A15	76	PRJ0	PRL0	I/O-M0
35	Vss	Vss	Vss	77	PRJ1	PRL3	I/O
36	CCLK	CCLK	CCLK	78	PRJ3	PRK0	1/0
37	VDD	VDD	VDD	79	PRIO	PRJ0	I/O-M1
38	Vss	Vss	Vss	80	PRI2	PRJ2	1/0
39	PBA0	PBA0	I/O-A16	81	PRI3	PRJ3	I/O
40	PBA2	PBA3	1/0	82	PRH0	PRI0	I/O-M2
41	PBA3	PBB0	I/O-A17	83	PRH1	PRI1	1/0
42	PBB0	PBC0	1/0	84	PRH3	PRI3	1/0

Table 18. ATT2C04 and ATT2C06 144-Pin TQFP Pinout (continued)

Pin	2C04 Pad	2C06 Pad	Function	Pin	2C04 Pad	2C06 Pad	Function
8 5	PRG0	PRH0	I/O-M3	115	PTI2	PTJ3	I/O
8 6	PRG3	PRH3	1/0	116	PTI1	PTJ2	I/O
87	Vss	Vss	Vss	117	PTI0	PTJ0	I/O-D6
88	PRF0	PRG0	1/0	118	VDD	VDD	VDD
89	PRF2	PRG2	I/O	119	PTH3	PTI3	I/O
90	PRF3	PRG3	1/0	120	PTH0	PTI0	I/O-D5
91	VDD	VDD	. VDD	121	PTG3	PTH3	I/O
92	PRE0	PRF0	1/0	122	PTG1	PTH1	I/O
9 3	PRE2	PRF2	I/O	123	PTG0	PTH0	I/O-D4
94	PRE3	PRF3	I/O	124	PTF3	PTG3	I/O
95	Vss	Vss	Vss	125	PTF2	PTG2	I/O
96	PRD0	PRE0	I/O	126	PTF0	PTG0	I/O-D3
97	PRD2	PRE2	I/O	127	Vss	Vss	Vss
98	PRD3	PRE3	I/O	128	PTE3	PTF3	I/O
9 9	PRC0	PRD0	I/O-CS1	129	PTE2	PTF2	I/O
100	PRC3	PRD3	I/O	130	PTE0	PTF0	I/O-D2
101	PRB0	PRC0	I/O-CS0	131	PTD3	PTE3	I/O-D1
102	PRB3	PRC3	1/0	132	PTD2	PTE2	1/0
103	PRA0	PRB0	I/O-RS	133	PTD0	PTE0	I/O-D0/DIN
104	PRA1	PRB1	I/O	134	PTC3	PTD3	I/O
105	PRA2	PRB3	I/O	135	PTC0	PTD0	I/O-DOUT
106	PRA3	PRA0	I/O-WS	136	VDD	VDD	Vdd
107	Vss	Vss	Vss	137	PTB3	PTC3	I/O
108	RD_CFGN	RD_CFGN	RD_CFGN	138	PTB2	PTC2	1/0
109	VDD	Vdd	VDD	139	PTB0	PTC0	I/O-TDI
110	Vss	Vss	Vss	140	PTA3	PTB0	I/O-TMS
111	PTJ3	PTL3	I/O	141	PTA2	PTA3	I/O
112	PTJ2	PTL0	I/O-RDY/RCLK	142	PTA0	PTA0	I/O-TCK
113	PTJ1	РТКЗ	I/O	143	Vss	Vss	Vss
114	PTI3	РТКО	1/O-D7	144	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/TDO

Table 19. ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 208-Pin SQFP/SQFP-PQ2 Pinout

Pin	2C04 Pad	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
1	VSS								
2	Vss								
3	PLA3	1/0							
4	PLA2	PLA0	PLB3	PLB3	PLB3	PLB3	PLB3	PLC3	I/O-A0
5	PLA1	PLB3	PLC3	PLC3	PLC3	PLD3	PLD3	PLE3	I/O
6	See Note	PLB2	PLC2	PLC2	PLC0	PLD0	PLD0	PLF3	1/0
7	PLA0	PLB0	PLC0	PLC0	PLD0	PLE0	PLE0	PLH3	I/O-A1
8	PLB3	PLC3	PLD3	PLD0	PLE0	PLF0	PLF0	PLI0	1/O-A2
9	PLB2	PLC2	PLD2	PLE2	PLF3	PLG3	PLG3	PLJ3	I/O
10	PLB1	PLC1	PLD1	PLE1	PLF1	PLG1	PLG1	PLJ1	i/O
11	PLB0	PLC0	PLD0	PLE0	PLF0	PLG0	PLG0	PLJ0	I/O-A3
12	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
13	PLC3	PLD3	PLE3	PLF3	PLG3	PLH3	PLH3	PLK3	I/O
14	PLC2	PLD2	PLE2	PLF2	PLG2	PLH2	PLHÖ	PLK0	I/O
15	PLC1	PLD1	PLE1	PLF1	PLG1	PLH1	PLI3	PLL3	I/O
16	PLC0	PLD0	PLE0	PLF0	PLG0	PLH0	PLI0	PLL0	I/O-A4
17	PLD3	PLE3	PLF3	PLG3	PLH3	PLI3	PLJ3	PLM3	1/O-A5
18	PLD2	PLE2	PLF2	PLG2	PLH2	PLI2	PLJ0	PLMO	1/O
19	PLD1	PLE1	PLF1	PLG1	PLH1	PLI1	PLK3	PLN3	I/O
20	PLD0	PLE0	PLF0	PLG0	PLH0	PLIO	PLK0	PLN0	I/O-A6
21	VSS	Vss	VSS	VSS	Vss	Vss	VSS	VSS	VSS
22	PLE3	PLF3	PLG3	PLH3	PLI3	PLJ3	PLL3	PLO3	I/O
23	PLE2	PLF2	PLG2	PLH2	PLI2	PLJ2	PLL2	PLO2	I/O
24	PLE1	PLF1	PLG1	PLH1	PLI1	PLJ1	PLL1	PLO1	I/O
25	PLE0	PLF0	PLG0	PLH0	PLI0	PLJ0	PLL0	PLO0	I/O-A7
26	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
27	PLF3	PLG3	PLH3	PLI3	PLJ3	PLK3	PLM3	PLP3	I/O
28	PLF2	PLG2	PLH2	PLI2	PLJ2	PLK2	PLM2	PLP2	I/O
29	PLF1	PLG1	PLH1	PLI1	PLJ1	PLK1	PLM1	PLP1	I/O
30	PLF0	PLG0	PLH0	PLI0	PLJ0	PLK0	PLM0	PLP0	I/O-A8
31	VSS	VSS	Vss	Vss	Vss	Vss	VSS	Vss	VSS
32	PLG3	PLH3	PLI3	PLJ3	PLK3	PLL3	PLN3	PLQ3	1/0-A9
33	PLG2	PLH2	PLI2	PLJ2	PLK2	PLL2	PLN0	PLQ0	1/0
34	PLG1	PLH1	PLI1	PLJ1	PLK1	PLL1	PLO3	PLR3	I/O
35	PLG0	PLH0	PLI0	PLJ0	PLK0	PLL0	PLO0	PLR0	I/O-A10
36	PLH3	PLI3	PLJ3	PLK3	PLL3	PLM3	PLP3	PLS3	I/O
37	PLH2	PLI2	PLJ2	PLK2	PLL2	PLM2	PLP0	PLS0	I/O
38	PLH1	PLI1	PLJ1	PLK1	PLL1	PLM1	PLQ3	PLT3	I/O

Table 19. ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 208-Pin SQFP/SQFP-PQ2 Pinout (continued)

Pin	2C04 Pad	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
39	PLH0	PLI0	PLJ0	PLK0	PLL0	PLM0	PLQ0	PLT0	I/O-A11
40	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
41	PLI3	PLJ3	PLK3	PLL3	PLM3	PLN3	PLR3	PLU3	I/O-A12
42	PLI2	PLJ2	PLK2	PLL2	PLM1	PLN1	PLR1	PLU1	1/0
43	PLI1	PLJ1	PLK1	PLL1	PLN3	PLO3	PLS3	PLV3	1/0
44	PLI0	PLJ0	PLK0	PLM3	PLN1	PLO1	PLS1	PLV1	I/O-A13
45	See Note	PLK3	PLL3	PLM1	PLO3	PLP3	PLT3	PLW3	1/O
46	PLJ3	PLK0	PLL0	PLN2	PLP3	PLQ3	PLU3	PLY0	I/O-A14
47	See Note	PLL3	PLM3	PLO3	PLQ3	PLR3	PLV3	PL13	I/O
48	PLJ2	PLL2	PLM0	PLO0	PLQ0	PLS3	PLW3	PL23	1/0
49	PLJ1	PLL1	PLN3	PLP3	PLR2	PLS0	PLW0	PL20	1/0
50	PLJ0	PLL0	PLN0	PLP0	PLR0	PLT0	PLX0	PL40	I/O-A15
51	Vss	Vss	VSS	Vss	VSS	Vss	Vss	VSS	Vss
52	CCLK	CCLK	CCLK	CCLK	CCLK	CCLK	CCLK	CCLK	CCLK
53	VSS	VSS	VSS	Vss	VSS	Vss	Vss	VSS	Vss
54	VSS	VSS	VSS	VSS	VSS	Vss	Vss	Vss	Vss
55	PBA0	PBA0	PBA0	PBA0	PBA0	PBA0	PBA0	PBA0	I/O-A16
56	See Note	PBA1	PBA3	PBA3	PBA3	PBB0	PBB0	PBC0	1/0
57	PBA1	PBA2	PBB0	PBB0	PBB0	PBB3	PBB3	PBC3	I/O
58	PBA2	PBA3	PBB3	PBB3	PBB3	PBC3	PBC3	PBD3	`I/O
59	PBA3	PBB0	PBC0	PBC1	PBC3	PBD3	PBD3	PBE3	I/O-A17
60	See Note	PBB3	PBC3	PBD3	PBD3	PBE3	PBE3	PBF3	1/0
61	PBB0	PBC0	PBD0	PBE0	PBE1	PBF1	PBF1	PBG3	1/0
62	PBB1	PBC1	PBD1	PBE1	PBE3	PBF3	PBF3	PBH3	1/0
63	PBB2	PBC2	PBD2	PBE2	PBF1	PBG1	PBG1	PBI3	1/0
64	PBB3	PBC3	PBD3	PBE3	PBF3	PBG3	PBG3	PBJ3	I/O
65	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
66	PBC0	PBD0	PBE0	PBF0	PBG0	PBH0	PBH0	PBK0	1/0
67	PBC1	PBD1	PBE1	PBF1	PBG1	PBH1	PBH3	PBK3	1/0
68	PBC2	PBD2	PBE2	PBF2	PBG2	PBH2	PBI0	PBL0	1/0
69	PBC3	PBD3	PBE3	PBF3	PBG3	PBH3	PB13	PBL3	I/O
70	PBD0	PBE0	PBF0	PBG0	PBH0	PBI0	PBJ0	PBM0	I/O
71	PBD1	PBE1	PBF1	PBG1	PBH1	PBI1	PBJ3	РВМЗ	1/0
72	PBD2	PBE2	PBF2	PBG2	PBH2	PBI2	PBK0	PBN0	I/O
73	PBD3	PBE3	PBF3	PBG3	PBH3	PBI3	РВКЗ	PBN3	1/0
74	Vss	VSS	Vss	Vss	Vss	Vss	Vss	Vss	Vss

Pin 2C04 Pad 2C06 Pad 2C08 Pad 2C10 Pad 2C12 Pad 2C15 Pad 2C26 Pad 2C40 Pad Function 75 PBE0 PBF0 PBG0 PBH0 PBI0 PBJ0 PBO0 1/0 PBLO 76 PBE1 PBF1 PBG1 PBH1 PBI1 PBJ1 PBL1 PBO1 1/0 77 PBE2 PBF2 PBG2 PBH2 PBI2 PBJ2 PBL2 PBO₂ 1/0 78 PBE3 PBF3 PBG3 PBH3 PBI3 PBJ3 PBL3 PBO3 1/0 79 Vss Vss VSS Vss Vss Vss VSS Vss Vss 80 PBF0 PBI0 PBJ0 **PBK0** PBM0 PBP0 PBG0 PBH0 1/0 81 PBF1 PBG1 PBH1 PBI1 PBJ1 PBK1 PBM1 PBP1 1/0 82 PBF2 PBG2 PBJ2 PBK2 PBH2 PBI2 PBM2 PBP2 1/0 83 PBF3 PBG3 PBH3 PBI3 PBJ3 PBK3 PBM3 PBP3 1/0 Vss 84 VSS VSS VSS VSS VSS VSS VSS Vss 85 PBG0 **PBK0 PBHO PBI0** PBJ0 PBL0 PBN0 PBQ0 1/0 PBG1 PBH1 86 PBI1 PBJ1 PBK1 PBL1 PBN3 PBQ3 1/0 87 PBG2 PBH₂ PBI2 PBJ2 PBK2 PBL2 PBO0 PBR0 1/0 88 PBG3 **PBH3** PBI3 PBJ3 PBK3 PBL3 PBO3 PBR3 1/0 89 PBH0 PBI0 PBJ0 **PBLO** I/O-HDC PBK0 PBM0 PBP0 PBS0 PBI1 90 PBH1 PBJ1 PBK1 PBL1 PBM1 PBP3 I/O PBS3 91 PBH₂ PBI2 PBJ2 PBK2 PBL2 PBM2 1/0 PBQ0 PBT0 PBH3 92 PBI3 PBJ3 PBK3 PBL3 PBM3 PBQ3 1/0 PBT3 93 VDD VDD VDD VDD VDD VDD VDD VDD VDD 94 **PBI0** PBJ0 PBK0 PBL0 PBM0 **PBN0** PBR0 PBU0 I/O-LDC PBI1 95 PBJ1 PBK3 PBM0 PBM3 PBN3 PBR3 PBV3 1/0 PBI2 96 PBJ2 PBL0 PBM1 PBN0 10 PBO0 PBS0 PBW0 PBI3 97 PBJ3 PBL1 PBM2 PBN3 PBO3 PBS3 PBX3 1/0 98 PBJ0 **PBK0** PBL2 PBM3 PBO0 PBP0 PBT0 PBY0 I/O-INIT PBK2 99 PBJ1 PBL3 **PBNO** PBP0 PBQ0 PBU0 PBZ0 1/0 100 PBJ2 PBK3 PBM0 PBO0 PBQ0 PBR0 PBV0 **PB10** I/O 101 PBJ3 PBLO PBM3 PBO3 PBR0 PBS3 PBW3 **PB23** 1/0 102 PBL3 See Note PBN3 PBP3 PBR3 PBT3 PBX3 **PB43** 1/0 Vss 103 VSS VSS VSS VSS Vss Vss VSS VSS DONE 104 DONE DONE DONE DONE DONE DONE DONE DONE 105 Vss VSS VSS VSS VSS VSS VSS Vss 106 REGET RESET RESET RESET RESET RESET RESET RESET RESET 107 PRGM PRGM PRGM PRGM PRGM PRGM PRGM PRGM PRGM 108 PRJ0 PRL0 **PRN0** PRP0 PRR0 PRTO **PR40** 1/O-M0 PRX0 109 PRJ1 PRL3 PRM0 PRO0 PRR3 PRS0 PRW0 **PR20** 1/0 PRK0 110 PRJ2 PRM3 PRO3 PRQ1 PRR0 PRV0 **PR10** I/O

Table 19. ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 208-Pin SQFP/SQFP-PQ2 Pinout (continued)

.`

Pin Information (continued)

Table 19. ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 208-Pin SQFP/SQFP-PQ2 Pinout (continued)

Pin	2C04 Pad	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
111	PRJ3	PRK1	PRL0	PRN0	PRP0	PRQ0	PRU0	PRZ0	I/O
112	PRIO	PRJ0	PRK0	PRM1	PRO3	PRP3	PRT3	PRW3	I/O-M1
113	PRI1	PRJ1	PRK1	PRM2	PRN0	PRO0	PRS0	PRV0	1/0
114	PRI2	PRJ2	PRK2	PRL0	PRN3	PRO3	PRS3	PRV3	1/0
115	PRI3	PRJ3	PRK3	PRL1	PRM0	PRN0	PRR0	PRU0	1/0
116	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
117	PRH0	PRI0	PRJ0	PRK0	PRL0	PRM0	PRQ0	PRT0	I/O-M2
118	PRH1	PRI1	PRJ1	PRK1	PRL1	PRM1	PRQ3	PRT3	1/0
119	PRH2	PRI2	PRJ2	PRK2	PRL2	PRM2	PRP0	PRS0	I/O
120	PRH3	PRI3	PRJ3	PRK3	PRL3	PRM3	PRP3	PRS3	I/O
121	PRG0	PRH0	PRI0	PRJ0	PRK0	PRL0	PRO0	PRR0	I/O-M3
122	PRG1	PRH1	PRI1	PRJ1	PRK1	PRL1	PRO3	PRR3	I/O
123	PRG2	PRH2	PRI2	PRJ2	PRK2	PRL2	PRN0	PRQ0	1/0
124	PRG3	PRH3	PRI3	PRJ3	PRK3	PRL3	PRN3	PRQ3	I/O
125	VSS	Vss	VSS	Vss	Vss	VSS	VSS	VSS	VSS
126	PRF0	PRG0	PRH0	PRI0	PRJ0	PRK0	PRM0	PRP0	I/O
127	PRF1	PRG1	PRH1	PRI1	PRJ1	PRK1	PRM1	PRP1	I/O
128	PRF2	PRG2	PRH2	PRI2	PRJ2	PRK2	PRM2	PRP2	I/O
129	PRF3	PRG3	PRH3	PRI3	PRJ3	PRK3	PRM3	PRP3	1/0
130	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
131	PRE0	PRF0	PRG0	PRH0	PRI0	PRJ0	PRL0	PRO0	I/O
132	PRE1	PRF1	PRG1	PRH1	PRI1	PRJ1	PRL1	PRO1	I/O
133	PRE2	PRF2	PRG2	PRH2	PRI2	PRJ2	PRL2	PRO2	1/0
134	PRE3	PRF3	PRG3	PRH3	PRI3	PRJ3	PRL3	PRO3	I/O
135	Vss	VSS	Vss	VSS	Vss	Vss	Vss	VSS	Vss
136	PRD0	PRE0	PRF0	PRG0	PRH0	PRI0	PRK0	PRN0	1/O
137	PRD1	PRE1	PRF1	PRG1	PRH1	PRI1	PRK3	PRN3	1/0
138	PRD2	PRE2	PRF2	PRG2	PRH2	PRI2	PRJ0	PRM0	I/O
139	PRD3	PRE3	PRF3	PRG3	PRH3	PRI3	PRJ3	PRM3	1/0
140	PRC0	PRD0	PRE0	PRF0	PRG0	PRH0	PRI0	PRL0	I/O-CS1
141	PRC1	PRD1	PRE1	PRF1	PRG1	PRH1	PRI3	PRL3	I/O
142	PRC2	PRD2	PRE2	PRF2	PRG2	PRH2	PRH0	PRK0	I/O
143	PRC3	PRD3	PRE3	PRF3	PRG3	PRH3	PRH3	PRK3	I/O
144	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
145	PRB0	PRC0	PRD0	PRE0	PRF0	PRG0	PRG0	PRJ0	I/O- <u>CS0</u>
146	PRB1	PRC1	PRD1	PRD1	PRF1	PRG1	PRG1	PRJ1	I/O

Note: The ATT2C04 does not have bond pads connected to 208-pin SQFP package pin numbers 6, 45, 47, 56, 60, 102, 153, 154, 166, 201, and 203.

• • • ••

Function

Pin Information (continued)

Table 19. ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 208-Pin SQFP/SQFP-PQ2 Pinout (continued) Pin 2C04 Pad 2C06 Pad 2C08 Pad 2C10 Pad 2C12 Pad 2C15 Pad 2C26 Pad 2C40 Pad

147 PR62 PRC2 PR02 PRD2 PRE1 PRF1 PRF1 PR11 I/O 148 PRB3 PRC3 PRD3 PRB3 PRF3 PF3 PF3 PF3 YS YS	Pin	2C04 Pad	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
H49 PRA0 PRB0 PRC0 PRC0 PRD0 PRE0 PRE0 PRH0 I/O-RS 150 PRA1 PRB2 PRC2 PRC2 PRC3 PRE3 PRE3 PRE3 PRE0 I/O 151 PRA2 PRB3 PRB0 PRB0 PRB0 PRB0 PRB0 I/O I/O 152 PRA3 PRA0 PRB3 PRB3 PRB2 PRB0 PRB0 I/O I/O I/O 153 See Note PRA3 PRA0 PRB3 PRB3 PRB2 PRB0 PRA0 PRB0 I/O 154 See Note PRA3 PRA0 PRA0 PRA0 PRA0 PRA0 PRB0 I/O 155 VSS VS	147	PRB2	PRC2	PRD2	PRD2	PRE1	PRF1	PRF1	PRI1	I/O
TRA1 PRB2 PRC2 PRC3 PRB3 PRE3 PRE0 I/O 151 PRA2 PRB3 PRC3 PRC3 PRC0 PRD0 PRD0 PRE0 I/O 152 PRA3 PRA0 PRB0 PRB0 PRB0 PRC0 PRO0 PRD0 I/O 153 See Note PRA2 PRB3 PRB3 PRB2 PRB0 PR00 PR00 PR00 I/O 154 See Note PRA3 PRA0 PR30 PR30 VSS	148	PRB3	PRC3	PRD3	PRD3	PRE3	PRF3	PRF3	PRI3	
TRA2 PRB3 PRC3 PRC3 PRC0 PRD0 PRD0 PRE0 I/O 151 PRA3 PRA0 PRB0 PRB0 PRB0 PRC0 PRC0 PRD0 I/O 152 PRA3 PRA2 PRB3 PRB3 PRB2 PRB0 PRB0 PRC0 I/O 154 See Note PRA3 PRA0 PRA0 PRA0 PRA0 PRA0 PRB0 PR00 VS	149	PRA0	PRB0	PRC0	PRC0	PRD0	PRE0	PRE0	PRH0	I/O-RS
TA3 PRA0 PRB0 PRB0 PRB0 PRC0 PRC0 PRD0 I/O-WS 152 PRA3 PRA2 PRB3 PRB3 PRB2 PRB0 PR00 PR00 PR00 I/O 154 See Note PRA3 PRA0 PRA0 PRA0 PRA0 PRB0 I/O 155 VSS VSS<	150	PRA1	PRB2	PRC2	PRC2	PRD3	PRE3	PRE3	PRF0	1/0
Tiss See Note PRA2 PRB3 PRB3 PRB2 PRB0 PR00	151	PRA2	PRB3	PRC3	PRC3	PRC0	PRD0	PRD0	PRE0	
154 See Note PRA3 PRA0 PRB0 I/O 155 VSS	152	PRA3	PRÁ0	PRB0	PRB0	PRB0	PRC0	PRC0	PRD0	I/O-WS
155 VSS VSS <td>153</td> <td>See Note</td> <td>PRA2</td> <td>PRB3</td> <td>PRB3</td> <td>PRB2</td> <td>PRB0</td> <td>PRB0</td> <td>PRC0</td> <td>I/O</td>	153	See Note	PRA2	PRB3	PRB3	PRB2	PRB0	PRB0	PRC0	I/O
156 RD_CFGN RD	154	See Note	PRA3	PRA0	PRA0	PRA0	PRA0	PRA0	PRB0	I/O
157 VSS VSS <td>155</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td>	155	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
158 VSS VSS <td>156</td> <td>RD_CFGN</td> <td>RD_CFGN</td> <td>RD_CFGN</td> <td>RD_CFGN</td> <td>RD_CFGN</td> <td>RD_CFGN</td> <td>RD_CFGN</td> <td>RD_CFGN</td> <td>RD_CFGN</td>	156	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN
159 PTL3 PTL3 PTR3 PTR3 PTT3 PTK3 PTK0 PTK0 PTK1 PTK1 PTK3 PTK1 PTK3 I/O 166 See Note PTJ1 PTK2 PTL3 PTM3 PTK3 PTK3 I/O I/O I/O I/O<	157	VSS	Vss	VSS	VSS	VSS	VSS	VSS	VSS	VSS
160 PTJ2 PTL0 PTM3 PTO3 PTQ3 PTS0 PTW0 PT20 I/O-RDY/RCLK 161 PTJ1 PTK3 PTM0 PT00 PTP3 PTQ3 PTU3 PTZ3 I/O 162 PTJ0 PTK2 PTL3 PTN3 PTP0 PTQ0 PTU0 PTZ0 I/O 163 PT13 PTK0 PTL2 PTM3 PTO3 PTP3 PTT3 PTY3 I/O 164 PT12 PTJ3 PTL0 PTM1 PTN3 PTO3 PTS3 PTX3 I/O 165 PT11 PTJ2 PTK3 PTM0 PTN0 PTO0 PTS0 PTW3 I/O 166 See Note PTJ1 PTK2 PTL3 PTM3 PTN3 PTR3 PTV3 I/O 167 PTJ0 PTK1 PTL1 PTM1 PTN1 PTB1 I/O I/O 168 VDD VDD VDD VDD VDD VDD	158	VSS	Vss	VSS	VSS	VSS	Vss	VSS	VSS	VSS
161 PTJ1 PTK3 PTM0 PT00 PTP3 PTQ3 PTU3 PTZ3 I/O 162 PTJ0 PTK2 PTL3 PTN3 PTP0 PTQ0 PTU0 PTZ0 I/O 163 PTI3 PTK0 PTL2 PTM3 PTO3 PTT3 PTY3 I/O 164 PTI2 PTJ3 PTL0 PTM1 PTN3 PTO3 PTS3 PTX3 I/O 165 PT11 PTJ2 PTK3 PTM0 PTN0 PT00 PTS0 PTW3 I/O 166 See Note PTJ1 PTK2 PTL3 PTM3 PTN3 PTV3 I/O 167 PTI0 PTJ0 PTK1 PTL1 PTM1 PTN1 PTM3 I/O 168 VDD VDD <td>159</td> <td>PTJ3</td> <td>PTL3</td> <td>PTN3</td> <td>PTP3</td> <td>PTR3</td> <td>PTT3</td> <td>PTX3</td> <td>PT43</td> <td></td>	159	PTJ3	PTL3	PTN3	PTP3	PTR3	PTT3	PTX3	PT43	
182 PTJ0 PTK2 PTL3 PTN3 PTP0 PTQ0 PTU0 PTZ0 I/O 163 PT13 PTK0 PTL2 PTM3 PTO3 PTT3 PTT3 PTY3 I/O 164 PT12 PTJ3 PTL0 PTM1 PTN3 PTO3 PTS3 PTY3 I/O 165 PT11 PTJ2 PTK3 PTM0 PTN0 PT00 PTS0 PTW3 I/O 166 See Note PTJ1 PTK2 PTL3 PTM3 PTN3 PTR3 PTV3 I/O 167 PTI0 PTJ0 PTK1 PTL1 PTM1 PTN1 PTR3 PTV3 I/O 168 VDD	160	PTJ2	PTL0	PTM3	PTO3	PTQ3	PTS0	PTW0	PT20	
163 PTI3 PTK0 PTL2 PTM3 PTO3 PTP3 PTT3 PTY3 I/O-D7 164 PTI2 PTJ3 PTL0 PTM1 PTN3 PTO3 PTS3 PTX3 I/O 165 PTI1 PTJ2 PTK3 PTM0 PTN0 PT00 PTS0 PTW3 I/O 166 See Note PTJ1 PTK2 PTL3 PTM3 PTN3 PTR3 PTV3 I/O 167 PTI0 PTJ0 PTK1 PTL1 PTM1 PTN1 PTR1 PTU3 I/O 168 VDD	161	PTJ1	PTK3	PTM0	PTO0	PTP3	PTQ3	PTU3	PTZ3	
164 PTI2 PTJ3 PTL0 PTM1 PTN3 PTO3 PTS3 PTX3 I/O 165 PTI1 PTJ2 PTK3 PTM0 PTN0 PT00 PTS0 PTW3 I/O 166 See Note PTJ1 PTK2 PTL3 PTM3 PTN3 PTR3 PTV3 I/O 167 PTI0 PTJ0 PTK1 PTL1 PTM1 PTN1 PTR3 PTV3 I/O 168 VDD	162	PTJ0	PTK2	PTL3	PTN3	PTP0	PTQ0	PTU0	PTZ0	
165 PTI1 PTJ2 PTK3 PTM0 PTN0 PT00 PTS0 PTW3 I/O 166 See Note PTJ1 PTK2 PTL3 PTM3 PTN3 PTR3 PTV3 I/O 167 PTI0 PTJ0 PTK1 PTL1 PTM1 PTN1 PTR1 PTU3 I/O 168 VDD VDD <td>163</td> <td>PTI3</td> <td>PTK0</td> <td>PTL2</td> <td>PTM3</td> <td>PTO3</td> <td>PTP3</td> <td>PTT3</td> <td>PTY3</td> <td></td>	163	PTI3	PTK0	PTL2	PTM3	PTO3	PTP3	PTT3	PTY3	
166 See Note PTJ1 PTK2 PTL3 PTM3 PTN3 PTR3 PTV3 I/O 167 PTI0 PTJ0 PTK1 PTL1 PTM1 PTN1 PTR1 PTU3 I/O-D6 168 VDD VDT	164		PTJ3	PTL0	PTM1	PTN3	PTO3	PTS3	РТХЗ	
167 PTI0 PTJ0 PTK1 PTL1 PTM1 PTN1 PTR1 PTU3 I/O-D6 168 VDD VDD <t< td=""><td>165</td><td>PTI1</td><td></td><td></td><td>PTM0</td><td>PTN0</td><td>PTO0</td><td>PTS0</td><td></td><td></td></t<>	165	PTI1			PTM0	PTN0	PTO0	PTS0		
168 VDD VDD <td>166</td> <td>See Note</td> <td>PTJ1</td> <td>PTK2</td> <td>PTL3</td> <td>PTM3</td> <td>PTN3</td> <td>PTR3</td> <td>PTV3</td> <td>1/0</td>	166	See Note	PTJ1	PTK2	PTL3	PTM3	PTN3	PTR3	PTV3	1/0
169 PTH3 PTI3 PTJ3 PTK3 PTL3 PTM3 PTQ3 PTT3 I/O 170 PTH2 PTI2 PTJ2 PTK2 PTL2 PTM2 PTQ0 PTT0 I/O 171 PTH1 PTI1 PTJ1 PTK1 PTL1 PTM1 PTP3 PTS3 I/O 172 PTH0 PTI0 PTJ0 PTK0 PTL0 PTM0 PTP0 PTS0 I/O 172 PTH0 PTI0 PTJ3 PTK0 PTL0 PTM0 PTP0 PTS0 I/O 173 PTG3 PTH3 PTI3 PTJ3 PTK3 PTL3 PTO3 PTR3 I/O 174 PTG2 PTH2 PTI2 PTK2 PTL2 PTO0 PTR0 I/O 175 PTG1 PTH1 PTI1 PTJ1 PTK1 PTL1 PTN3 I/O 175 PTG1 PTH1 PTI0 PTJ0 PTK0 PTQ0 I/O <	167	PTI0	PTJ0	PTK1	PTL1	PTM1	PTN1	PTR1	PTU3	I/O-D6
170 PTH2 PTI2 PTK2 PTL2 PTM2 PTQ0 PTT0 I/O 171 PTH1 PTI1 PTJ1 PTK1 PTL1 PTM1 PTP3 PTS3 I/O 172 PTH0 PTI0 PTJ0 PTK0 PTL0 PTM0 PTS0 I/O-D5 173 PTG3 PTH3 PTI3 PTJ3 PTK3 PTL3 PTG0 PTR3 I/O 174 PTG2 PTH3 PTI3 PTJ3 PTK3 PTL3 PTO3 PTR3 I/O 174 PTG2 PTH2 PTI2 PTK2 PTL2 PTO0 PTR0 I/O 175 PTG1 PTH1 PTI1 PTJ1 PTK1 PTL1 PTN3 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTN0 PTQ0 I/O-D4 177 VSs VSs VSs VSs VSs VSs VSs VSs VSs <td< td=""><td>168</td><td>VDD</td><td>VDD</td><td>VDD</td><td>VDD</td><td>VDD</td><td>VDD</td><td>VDD</td><td>VDD</td><td>VDD</td></td<>	168	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
171 PTH1 PTI1 PTJ1 PTK1 PTL1 PTM1 PTP3 PTS3 I/O 172 PTH0 PTI0 PTJ0 PTK0 PTL0 PTM0 PTP0 PTS0 I/O 173 PTG3 PTH3 PTI3 PTJ3 PTK3 PTL3 PTR3 I/O 174 PTG2 PTH2 PTI2 PTJ2 PTK2 PTL3 PTR3 I/O 174 PTG2 PTH2 PTI2 PTJ2 PTK2 PTL2 PTO0 PTR0 I/O 175 PTG1 PTH1 PTI1 PTJ1 PTK1 PTL1 PTN3 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTL0 PTN0 I/O 177 VSs VO PTP2	169	PTH3	PTI3	PTJ3	PTK3	PTL3	PTM3	PTQ3	PTT3	1/0
172 PTH0 PTI0 PTJ0 PTK0 PTL0 PTM0 PTP0 PTS0 I/O-D5 173 PTG3 PTH3 PTI3 PTJ3 PTK3 PTL3 PTO3 PTR3 I/O 174 PTG2 PTH2 PTI2 PTJ2 PTK2 PTL2 PTO0 PTR0 I/O 175 PTG1 PTH1 PTI1 PTJ1 PTK1 PTL1 PTN3 PTQ3 I/O 176 PTG1 PTH1 PTI1 PTJ0 PTK0 PTL0 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTL0 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTN0 PTQ3 I/O 177 VSS I/O <td>170</td> <td>PTH2</td> <td>PTI2</td> <td>PTJ2</td> <td>PTK2</td> <td>PTL2</td> <td>PTM2</td> <td>PTQ0</td> <td>PTTO</td> <td>I/O</td>	170	PTH2	PTI2	PTJ2	PTK2	PTL2	PTM2	PTQ0	PTTO	I/O
173 PTG3 PTH3 PTI3 PTJ3 PTK3 PTL3 PTO3 PTR3 I/O 174 PTG2 PTH2 PTI2 PTJ2 PTK2 PTL2 PTO0 PTR0 I/O 175 PTG1 PTH1 PTI1 PTJ1 PTK1 PTL1 PTN3 PTQ3 I/O 176 PTG0 PTH1 PTI1 PTJ0 PTK0 PTL1 PTN3 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTL0 PTQ0 I/O 177 VSS VD I/O	171	PTH1	PTI1	PTJ1	PTK1	PTL1	PTM1	PTP3	PTS3	I/O
174 PTG2 PTH2 PTI2 PTJ2 PTK2 PTL2 PTO0 PTR0 I/O 175 PTG1 PTH1 PTI1 PTJ1 PTK1 PTL1 PTN3 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTL0 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTL0 PTN0 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTL0 PTN0 PTQ3 I/O 177 VSS I/O I/O <td< td=""><td>172</td><td>PTH0</td><td></td><td>PTJ0</td><td>PTK0</td><td>PTL0</td><td>PTM0</td><td>PTP0</td><td>PTS0</td><td>I/O-D5</td></td<>	172	PTH0		PTJ0	PTK0	PTL0	PTM0	PTP0	PTS0	I/O-D5
175 PTG1 PTH1 PTI1 PTJ1 PTK1 PTL1 PTN3 PTQ3 I/O 176 PTG0 PTH0 PTI0 PTJ0 PTK0 PTL0 PTN0 PTQ3 I/O 177 VSS PTP3	173	PTG3	PTH3	PTI3	PTJ3	PTK3	PTL3	PTO3	PTR3	1/0
176 PTG0 PTH0 PTJ0 PTK0 PTL0 PTN0 PTQ0 I/O-D4 177 VSS VSS <td< td=""><td>174</td><td>PTG2</td><td>PTH2</td><td>PTI2</td><td>PTJ2</td><td>PTK2</td><td>PTL2</td><td>PTO0</td><td>PTR0</td><td></td></td<>	174	PTG2	PTH2	PTI2	PTJ2	PTK2	PTL2	PTO0	PTR0	
177 VSS VSS <td>175</td> <td>PTG1</td> <td>PTH1</td> <td>PTI1</td> <td>PTJ1</td> <td>PTK1</td> <td>PTL1</td> <td>PTN3</td> <td></td> <td>1/0</td>	175	PTG1	PTH1	PTI1	PTJ1	PTK1	PTL1	PTN3		1/0
178 PTF3 PTG3 PTH3 PTI3 PTJ3 PTK3 PTM3 PTP3 I/O 179 PTF2 PTG2 PTH2 PTI2 PTJ2 PTK2 PTM2 PTP2 I/O 180 PTF1 PTG1 PTH1 PTI1 PTJ1 PTK1 PTP1 I/O 181 PTF0 PTG0 PTH0 PTI0 PTJ0 PTK0 PTP0 I/O-D3	176	PTG0	PTH0	PTIO	PTJ0	PTK0	PTL0	PTN0	PTQ0	I/O-D4
179 PTF2 PTG2 PTH2 PTI2 PTJ2 PTK2 PTM2 PTP2 I/O 180 PTF1 PTG1 PTH1 PTI1 PTJ1 PTK1 PTM1 PTP1 I/O 181 PTF0 PTG0 PTH0 PTJ0 PTK0 PTM0 PTP0 I/O-D3	177			Vss	VSS	Vss	VSS	VSS		
180 PTF1 PTG1 PTH1 PTJ1 PTK1 PTM1 PTP1 I/O 181 PTF0 PTG0 PTH0 PTJ0 PTK0 PTM0 PTP0 I/O-D3	178	PTF3	PTG3	PTH3	PTI3	PTJ3	PTK3	PTM3	PTP3	1/0
181 PTF0 PTG0 PTH0 PTI0 PTJ0 PTK0 PTM0 PTP0 I/O-D3	179	PTF2	PTG2	PTH2	PTI2	PTJ2	PTK2	PTM2	PTP2	1/0
	180	PTF1	PTG1	PTH1	PTi1	PTJ1	PTK1	PTM1	PTP1	1/0
182 VSS VSS VSS VSS VSS VSS VSS VSS VSS	181	PTF0	PTG0	PTH0	PTI0	PTJ0	PTK0	PTM0	PTP0	I/O-D3
	182	Vss	VSS	Vss	VSS	VSS	VSS	Vss	Vss	VSS

Pin	2C04 Pad	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
183	PTE3	PTF3	PTG3	PTH3	PTI3	PTJ3	PTL3	PTO3	I/O
184	PTE2	PTF2	PTG2	PTH2	PTI2	PTJ2	PTL2	PTO2	I/O
185	PTE1	PTF1	PTG1	PTH1	PTI1	PTJ1	PTL1	PTO1	I/O
186	PTE0	PTF0	PTG0	PTH0	PTI0	PTJ0	PTL0	PTO0	I/O-D2
187	VSS	Vss	VSS	VSS	VSS	VSS	VSS	VSS	VSS
188	PTD3	PTE3	PTF3	PTG3	PTH3	PTI3	РТКЗ	PTN3	I/O-D1
189	PTD2	PTE2	PTF2	PTG2	PTH2	PTI2	PTK0	PTN0	I/O
190	PTD1	PTE1	PTF1	PTG1	PTH1	PTI1	PTJ3	PTM3	I/O
191	PTD0	PTE0	PTF0	PTG0	PTH0	PTI0	PTJ0	PTM0	I/O-D0/DIN
192	PTC3	PTD3	PTE3	PTF3	PTG3	PTH3	PTI3	PTL3	I/O
193	PTC2	PTD2	PTE2	PTF2	PTG2	PTH2	PTI0	PTL0	I/O
194	PTC1	PTD1	PTE1	PTF1	PTG1	PTH1	PTH3	PTK3	I/O
195	PTC0	PTD0	PTE0	PTF0	PTG0	PTH0	PTH0	PTK0	I/O-DOUT
196	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
197	PTB3	PTC3	PTD3	PTE3	PTF3	PTG3	PTG3	PTJ3	I/O
198	PTB2	PTC2	PTD2	PTE0	PTF0	PTG0	PTG0	PTI0	1/0
199	PTB1	PTC1	PTD1	PTD3	PTE2	PTF2	PTF2	PTHO	I/O
200	PTB0	PTC0	PTD0	PTD0	PTE0	PTF0	PTF0	PTG0	I/O-TDI
201	See Note	PTB3	PTC3	PTC3	PTD0	PTE0	PTE0	PTF0	1/0
202	PTA3	PTB0	PTC0	PTC0	PTC0	PTD0	PTD0	PTE0	I/O-TMS
203	See Note	PTA3	PTB3	PTB3	PTB2	PTC0	PTC0	PTD0	I/O
204	PTA2	PTA2	PTB0	PTB0	PTB0	PTB0	PTB0	PTC0	I/O
205	PTA1	PTA1	PTA3	PTA3	PTA3	PTA3	PTA3	PTB3	I/O
206	PTA0	PTA0	PTA0	PTA0	PTA0	PTA0	PTA0	PTA0	I/O-TCK
207	VSS	VSS	Vss	Vss	Vss	Vss	VSS	VSS	Vss
208	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/TDO

Table 19. ATT2C04, ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 208-Pin SQFP/SQFP-PQ2 Pinout (continued)

Table 20. ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and 240-Pin SQFP/SQFP-PQ2 Pinout

Pin	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
1	Vss							
2	VDD							
3	PLA3	1/0						
4	PLA2	PLA1	PLA1	PLA2	PLA2	PLA2	PLA0	1/0
5	PLA1	PLA0	PLA0	PLA1	PLA1	PLA1	PLB3	I/O
6	PLA0	PLB3	PLB3	PLB3	PLB3	PLB3	PLC3	I/O-A0
7	Vss							
8	PLB3	PLC3	PLC3	PLC3	PLD3	PLD3	PLE3	1/0
9	PLB2	PLC2	PLC2	PLC0	PLD0	PLD0	PLF3	I/O
10	PLB1	PLC1	PLC1	PLD3	PLE3	PLE3	PLG3	1/0
11	PLB0	PLC0	PLC0	PLD0	PLE0	PLE0	PLH3	I/O-A1
12	PLC3	PLD3	PLD0	PLE0	PLF0	PLF0	PLI0	I/O-A2
13	PLC2	PLD2	PLE2	PLF3	PLG3	PLG3	PLJ3	1/0
14	PLC1	PLD1	PLE1	PLF1	PLG1	PLG1	PLJ1	1/0
15	PLC0	PLD0	PLE0	PLF0	PLG0	PLG0	PLJ0	I/O-A3
16	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
17	PLD3	PLE3	PLF3	PLG3	PLH3	PLH3	PLK3	1/0
18	PLD2	PLE2	PLF2	PLG2	PLH2	PLH0	PLK0	1/0
19	PLD1	PLE1	PLF1	PLG1	PLH1	PL13	PLL3	I/O
20	PLD0	PLE0	PLF0	PLG0	PLH0	PLIO	PLL0	I/O-A4
21	PLE3	PLF3	PLG3	PLH3	PLI3	PLJ3	PLM3	I/O-A5
22	PLE2	PLF2	PLG2	PLH2	PLI2	PLJO	PLM0	I/O
23	PLE1	PLF1	PLG1	PLH1	PLI1	PLK3	PLN3	I/O
24	PLE0	PLF0	PLG0	PLH0	PLI0	PLKO	PLN0	I/O-A6
25	VSS	Vss	VSS	VSS	VSS	VSS	VSS	VSS
26	PLF3	PLG3	PLH3	PLI3	PLJ3	PLL3	PLO3	I/O
27	PLF2	PLG2	PLH2	PLI2	PLJ2	PLL2	PLO2	1/O
28	PLF1	PLG1	PLH1	PLI1	PLJ1	PLL1	PLO1	I/O
29	PLF0	PLGO	PLH0	PLI0	PLJ0	PLL0	PLO0	I/O-A7
30	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
31	PLG3	PLH3	PL13	PLJ3	PLK3	PLM3	PLP3	I/O
32	PLG2	PLH2	PLI2	PLJ2	PLK2	PLM2	PLP2	I/O
33	PLG1	PLH1	PLI1	PLJ1	PLK1	PLM1	PLP1	I/O
34	PLG0	PLH0	PLI0	PLJ0	PLK0	PLM0	PLP0	I/O-A8
35	Vss	Vss	Vss	Vss	Vss	Vss	VSS	Vss
36	PLH3	PLI3	PLJ3	PLK3	PLL3	PLN3	PLQ3	I/O-A9
37	PLH2	PLI2	PLJ2	PLK2	PLL2	PLNO	PLQ0	ī/O
38	PLH1	PLI1	PLJ1	PLK1	PLL1	PLO3	PLR3	I/O
39	PLHO	PLI0	PLJ0	PLK0	PLL0	PLO0	PLR0	I/O-A10
40	PLI3	PLJ3	PLK3	PLL3	PLM3	PLP3	PLS3	1/0
41	PLI2	PLJ2	PLK2	PLL2	PLM2	PLP0	PLS0	I/O
42	PLI1	PLJ1	PLK1	PLL1	PLM1	PLQ3	PLT3	I/O
43	PLI0	PLJ0	PLK0	PLL0	PLMO	PLQ0	PLT0	1/O-A11
44	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD

Note: The ATT2C08 and ATT2C10 do not have bond pads connected to 240-pin SQFP package pin numbers 113 and 188.

Pin	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
45	PLJ3	PLK3	PLL3	PLM3	PLN3	PLR3	PLU3	I/O-A12
46	PLJ2	PLK2	PLL2	PLM1	PLN1	PLR1	PLU1	1/0
47	PLJ1	PLK1	PLL1	PLN3	PLO3	PLS3	PLV3	1/0
48	PLJ0	PLK0	PLM3	PLN1	PLO1	PLS1	PLV1	I/O-A13
49	PLK3	PLL3	PLM1	PLN0	PLO0	PLS0	PLV0	1/0
50	PLK2	PLL2	PLM0	PLO3	PLP3	PLT3	PLW3	1/0
51	PLK1	PLL1	PLN3	PLO1	PLP1	PLT1	PLX3	1/0
52	PLK0	PLLO	PLN2	PLP3	PLQ3	PLU3	PLY0	I/O-A14
53	VSS	Vss	VSS	VSS	Vss	VSS	Vss	Vss
54	PLL3	PLM3	PLO3	PLQ3	PLR3	PLV3	PL13	1/0
55	PLL2	PLMO	PLO0	PLQ0	PLS3	PLW3	PL23	1/0
56	PLL1	PLN3	PLP3	PLR2	PLS0	PLW0	PL20	1/0
57	PLL0	PLN0	PLP0	PLR0	PLT0	PLX0	PL40	I/O-A15
58	Vss	Vss	VSS	VSS	VSS	Vss	VSS	Vss
59	CCLK	CCLK	CCLK	CCLK	CCLK	CCLK	CCLK	CCLK
60	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
61	Vss	Vss	VSS	Vss	Vss	VSS	VSS	Vss
62	Vss	VSS	VSS	Vss	VSS	VSS	VSS	Vss
63	PBA0	PBA0	PBA0	PBA0	PBA0	PBA0	PBA0	I/O-A16
64	PBA1	PBA3	PBA3	PBA3	PBB0	PBB0	PBC0	. 1/0
65	PBA2	PBB0	PBB0	PBB0	PBB3	PBB3	PBC3	1/0
66	PBA3	PBB3	PBB3	PBB3	PBC3	PBC3	PBD3	1/0
67	Vss	Vss	VSS	Vss	Vss	Vss	VSS	Vss
68	PBB0	PBC0	PBC1	PBC3	PBD3	PBD3	PBE3	I/O-A17
69	PBB1	PBC1	PBD1	PBD3	PBE3	PBE3	PBF3	I/O
70	PBB2	PBC2	PBD2	PBE0	PBF0	PBF0	PBG0	1/0
71	PBB3	PBC3	PBD3	PBE1	PBF1	PBF1	PBG3	1/0
72	PBC0	PBD0	PBE0	PBE3	PBF3	PBF3	PBH3	1/0
73	PBC1	PBD1	PBE1	PBF0	PBG0	PBG0	PB10	I/O
74	PBC2	PBD2	PBE2	PBF1	PBG1	PBG1	PBI3	I/O
75	PBC3	PBD3	PBE3	PBF3	PBG3	PBG3	PBJ3	1/0
76	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
77	PBD0	PBE0	PBF0	PBG0	PBH0	PBH0	PBK0	1/0
78	PBD1	PBE1	PBF1	PBG1	PBH1	PBH3	PBK3	I/O
79	PBD2	PBE2	PBF2	PBG2	PBH2	PBI0	PBL0	1/0
80	PBD3	PBE3	PBF3	PBG3	РВНЗ	PB13	PBL3	I/O
81	PBE0	PBF0	PBG0	PBH0	PBI0	PBJ0	PBM0	1/0
82	PBE1	PBF1	PBG1	PBH1	PBI1	PBJ3	РВМЗ	1/0
83	PBE2	PBF2	PBG2	PBH2	PBI2	PBK0	PBN0	1/0
84	PBE3	PBF3	PBG3	PBH3	PBI3	PBK3	PBN3	I/O
85	VSS	Vss	Vss	Vss	Vss	Vss	Vss	VSS
86	PBF0	PBG0	PBH0	PBI0	PBJ0	PBL0	PBO0	1/0
87	PBF1	PBG1	PBH1	PBI1	PBJ1	PBL1	PBO1	I/O
88	PBF2	PBG2	PBH2	PBI2	PBJ2	PBL2	PBO2	1/0

Table 20. ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and 240-Pin SQFP/SQFP-PQ2 Pinout (continued)

Note: The ATT2C08 and ATT2C10 do not have bond pads connected to 240-pin SQFP package pin numbers 113 and 188.

÷ · ~

70

Pin Information (continued)

Table 20. ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and 240-Pin SQFP/SQFP-PQ2 Pinout (continued)

Pin	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
89	PBF3	PBG3	PBH3	PBI3	PBJ3	PBL3	PBO3	1/0
90	Vss							
91	PBG0	PBH0	PBI0	PBJ0	PBK0	PBM0	PBP0	1/0
9 2	PBG1	PBH1	PBI1	PBJ1	PBK1	.PBM1	PBP1	1/0
93	PBG2	PBH2	PBI2	PBJ2	PBK2	PBM2	PBP2	I/O
94	PBG3	PBH3	PBI3	PBJ3	PBK3	PBM3	PBP3	I/O
95	VSS							
9 6	PBH0	PBI0	PBJ0	PBK0	PBL0	PBN0	PBQ0	1/0
97	PBH1	PBI1	PBJ1	PBK1	PBL1	PBN3	PBQ3	I/O
98	PBH2	PBI2	PBJ2	PBK2	PBL2	PBO0	PBR0	I/O
99	PBH3	PBI3	PBJ3	PBK3	PBL3	PBO3	PBR3	1/0
100	PBI0	PBJ0	PBK0	PBL0	PBM0	PBP0	PBS0	I/O-HDC
101	PBI1	PBJ1	PBK1	PBL1	PBM1	PBP3	PBS3	1/0
102	PBI2	· PBJ2	PBK2	PBL2	PBM2	PBQ0	PBT0	1/0
103	PBI3	PBJ3	PBK3	PBL3	PBM3	PBQ3	PBT3	I/O
104	VDD							
105	PBJ0	PBK0	PBL0	PBM0	PBN0	PBR0	PBU0	I/O-LDC
106	PBJ1	PBK3	PBM0	PBM3	PBN3	PBR3	PBV3	1/0
107	PBJ2	PBL0	PBM1	PBN0	PBO0	PBS0	PBW0	1/0
108	PBJ3	PBL1	PBM2	PBN3	PBO3	PBS3	PBX3	1/0
109	PBK0	PBL2	PBM3	PBO0	PBP0	PBTO	PBY0	I/O-INIT
110	PBK1	PBL3	PBN0	PBO3	PBP3	PBT3	PBY3	1/0
111	PBK2	PBM0	PBO0	PBP0	PBQ0	PBU0	PBZ0	1/0
112	PBK3	PBM1	PBO1	PBP3	PBQ3	PBU3	PBZ3	1/0
113	Vss	See Note	See Note	. VSS	VSS	VSS	VSS	Vss
114	PBL0	РВМЗ	PBO3	PBQ0	PBR0	PBV0	PB10	1/0
115	PBL1	PBN0	PBP0	PBQ3	PBS0	PBW0	PB20	1/0
116	PBL2	PBN1	PBP1	PBR0	PBS3	PBW3	PB23	1/0
117	PBL3	PBN3	PBP3	PBR3	PBT3	PBX3	PB43	1/0
118	Vss							
119	DONE							
120	VDD							
121	VSS							
122	RESET							
123	PRGM							
124	PRL0	PRNO	PRP0	PRR0	PRT0	PRX0	PR40	1/O-M0
125	PRL1	PRN3	PRP3	PRR2	PRT3	PRX3	PR33	1/0
126	PRL2	PRM0	PRO0	PRR3	PRS0	PRW0	PR20	1/0
127	PRL3	PRM3	PRO3	PRQ1	PRR0	PRV0	PR10	1/0
128	Vss							
129	PRKO	PRLO	PRN0	PRP0	PRQ0	PRU0	PRZ0	1/0
130	PRK1	PRL1	PRN2	PRP3	PRQ3	PRU3	PRY0	1/0
131	PRK2	PRL2	PRN3	PRO0	PRP0	PRTO	PRX0	I/O
132	PRK3	PRL3	PRM0	PRO2	PRP2	PRT2	PRX3	I/O

Note: The ATT2C08 and ATT2C10 do not have bond pads connected to 240-pin SQFP package pin numbers 113 and 188.

AT&T Microelectronics

• • •

1

Pin Information (continued)

Table 20. ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and 240-Pin SQFP/SQFP-PQ2 Pinout (continued)

Pin	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
133	PRJ0	PRK0	PRM1	PRO3	PRP3	PRT3	PRW3	I/O-M1
134	PRJ1	PRK1	PRM2	PRN0	PRO0	PRS0	PRV0	1/0
135	PRJ2	PRK2	PRL0	PRN3	PRO3	PRS3	PRV3	1/0
136	PRJ3	PRK3	PRL1	PRM0	PRN0	PRR0	PRU0	1/0
137	VDD	VDD	VDD	VDD	VDD	. VDD	VDD	VDD
138	PRIO	PRJ0	PRK0	PRL0	PRM0	PRQ0	PRT0	I/O-M2
139	PRI1	PRJ1	PRK1	PRL1	PRM1	PRQ3	PRT3	I/O
140	PRI2	PRJ2	PRK2	PRL2	PRM2	PRP0	PRS0	I/O
141	PRI3	PRJ3	PRK3	PRL3	PRM3	PRP3	PRS3	I/O
142	PRH0	PRIO	PRJ0	PRK0	PRL0	PRO0	PRR0	I/O-M3
143	PRH1	PRI1	PRJ1	PRK1	PRL1	PRO3	PRR3	I/O
144	PRH2	PRI2	PRJ2	PRK2	PRL2	PRN0	PRQ0	1/0
145	PRH3	PRI3	PRJ3	PRK3	PRL3	PRN3	PRQ3	I/O
146	Vss	Vss	Vss	VSS	VSS	VSS	Vss	Vss
147	PRG0	PRH0	PRI0	PRJ0	PRK0	PRM0	PRP0	I/O
148	PRG1	PRH1	PRI1	PRJ1	PRK1	PRM1	PRP1	I/O
149	PRG2	PRH2	PRI2	PRJ2	PRK2	PRM2	PRP2	1/0
150	PRG3	PRH3	PRI3	PRJ3	PRK3	PRM3	PRP3	I/O
151	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
152	PRF0	PRG0	PRH0	PRI0	PRJ0	PRL0	PRO0	I/O
153	PRF1	PRG1	PRH1	PRI1	PRJ1	PRL1	PRO1	I/O
154	PRF2	PRG2	PRH2	PRI2	PRJ2	PRL2	PRO2	1/0
155	PRF3	PRG3	PRH3	PRI3	PRJ3	PRL3	PRO3	I/O
156	Vss	Vss	Vss	Vss	VSS	Vss	Vss	Vss
157	PRE0	PRF0	PRG0	PRH0	PRI0	PRK0	PRN0	I/O
158	PRE1	PRF1	PRG1	PRH1	PRI1	PRK3	PRN3	1/0
159	PRE2	PRF2	PRG2	PRH2	PRI2	PRJ0	PRM0	1/0
160	PRE3	PRF3	PRG3	PRH3	PRI3	PRJ3	PRM3	1/0
161	PRD0	PRE0	PRF0	PRG0	PRH0	PRIO	PRL0	I/O-CS1
162	PRD1	PRE1	PRF1	PRG1	PRH1	PRI3	PRL3	I/O
163	PRD2	PRE2	PRF2	PRG2	PRH2	PRH0	PRK0	I/O
164	PRD3	PRE3	PRF3	PRG3	PRH3	PRH3	PRK3	I/O
165	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
166	PRC0	PRD0	PRE0	PRF0	PRG0	PRG0	PRJ0	I/O-CS0
167	PRC1	PRD1	PRD1	PRF1	PRG1	PRG1	PRJ1	1/0
168	PRC2	PRD2	PRD2	PRE1	PRF1	PRF1	PRI1	I/O
169	PRC3	PRD3	PRD3	PRE3	PRF3	PRF3	PRI3	I/O
170	PRB0	PRC0	PRC0	PRD0	PRE0	PRE0	PRH0	I/O-RS
171	PRB1	PRC1	PRC1	PRD1	PRE1	PRE1	PRG0	I/O
172	PRB2	PRC2	PRC2	PRD3	PRE3	PRE3	PRF0	1/0
173	PRB3	PRC3	PRC3	PRC0	PRD0	PRD0	PRE0	1/0
174	Vss	Vss	Vss	VSS	Vss	VSS	Vss	Vss
175	PRA0	PRB0	PRB0	PRB0	PRC0	PRC0	PRD0	I/O-WS
176	PRA1	PRB3	PRB3	PRB2	PRB0	PRB0	PRC0	1/0

Note: The ATT2C08 and ATT2C10 do not have bond pads connected to 240-pin SQFP package pin numbers 113 and 188.

:

Table 20. ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and 240-Pin SQFP/SQFP-PQ2 Pinout (continued)

Pin	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
177	PRA2	PRA0	PRA0	PRA0	PRA0	PRA0	PRB0	1/0
178	PRA3	PRA3	PRA3	PRA3	PRA3	PRA3	PRA3	1/0
179	Vss	Vss	Vss	Vss	VSS	VSS	VSS	Vss
180	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN
181	Vss	Vss	Vss	VSS	VSS	VSS	VSS	Vss
182	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
183	Vss	Vss	VSS	VSS	VSS	VSS	VSS	Vss
184	PTL3	PTN3	PTP3	PTR3	PTT3	PTX3	PT43	I/O
185	PTL2	PTN2	PTP2	PTR1	PTT0	PTX0	PT30	I/O
186	PTL1	PTN0	PTP0	PTR0	PTS3	PTW3	PT23	I/O
187	PTL0	PTM3	PTO3	PTQ3	PTS0	PTW0	PT20	I/O-RDY/RCLK
188	VSS	See Note	See Note	VSS	VSS	VSS	Vss	Vss
189	РТКЗ	PTM1	PTO1	PTP3	PTQ3	PTU3	PTZ3	I/O
190	PTK2	PTM0	PTO0	PTP2	PTQ2	PTU2	PTZ2	I/O
191	PTK1	PTL3	PTN3	PTP0	PTQ0	PTU0	PTZ0	I/O
192	PTK0	PTL2	PTM3	PTO3	PTP3	PTT3	PTY3	I/O-D7
193	PTJ3	PTL0	PTM1	PTN3	PTO3	PTS3	PTX3	1/0
194	PTJ2	РТКЗ	PTM0	PTN0	PTO0	PTS0	PTW3	I/O
195	PTJ1	PTK2	PTL3	PTM3	PTN3	PTR3	PTV3	I/O
196	PTJ0	PTK1	PTL1	PTM1	PTN1	PTR1	PTU3	I/O-D6
197	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
198	PTI3	PTJ3	PTK3	PTL3	PTM3	PTQ3	PTT3	
199	PTI2	PTJ2	PTK2	PTL2	PTM2	PTQ0	PTTO	I/O
200	PTI1	PTJ1	PTK1	PTL1	PTM1	PTP3	PTS3	I/O
201	PT10	PTJ0	PTK0	PTL0	PTM0	PTP0	PTS0	I/O-D5
202	PTH3	PTI3	PTJ3	PTK3	PTL3	PTO3	PTR3	I/O
203	PTH2	PTI2	PTJ2	PTK2	PTL2	PTO0	PTR0	1/0
204	PTH1	PTI1	PTJ1	PTK1	PTL1	PTN3	PTQ3	1/0
205	PTH0	PTIO	PTJ0	PTKO	PTL0	PTN0	PTQ0	I/O-D4
206	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS
207	PTG3	PTH3	PTI3	PTJ3	PTK3	PTM3	PTP3	I/O
208	PTG2	PTH2	PTI2	PTJ2	PTK2	PTM2	PTP2	1/0
209	PTG1	PTH1	PTI1	PTJ1	PTK1	PTM1	PTP1	1/0
210	PTG0	PTH0	PTIO	PTJ0	PTKO	PTM0	PTP0	I/O-D3
211	VSS	Vss	Vss	Vss	Vss	VSS	VSS	VSS
212	PTF3	PTG3	РТНЗ	PTI3	PTJ3	PTL3	PTO3	I/O
213	PTF2	PTG2	PTH2	PTI2	PTJ2	PTL2	PTO2	1/0
214	PTF1	PTG1	PTH1	PTI1	PTJ1	PTL1	PTO1	1/0
215	PTF0	PTG0	PTH0	PTI0	PTJ0	PTL0	PTO0	I/O-D2
216	Vss	VSS	Vss	VSS	Vss	VSS	Vss	VSS
217	PTE3	PTF3	PTG3	PTH3	PTI3	РТКЗ	PTN3	I/O-D1
218	PTE2	PTF2	PTG2	PTH2	PTI2	PTK0	PTN0	I/O
219	PTE1	PTF1	PTG1	PTH1	PTI1	PTJ3	РТМЗ	I/O
220	PTE0	PTF0	PTG0	PTH0	PTI0	PTJO	PTM0	I/O-D0/DIN

April 1995

Note: The ATT2C08 and ATT2C10 do not have bond pads connected to 240-pin SQFP package pin numbers 113 and 188.

- --
Pin	2C06 Pad	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
221	PTD3	PTE3	PTF3	PTG3	РТНЗ	PTI3	PTL3	1/0
222	PTD2	PTE2	PTF2	PTG2	PTH2	PTIO	PTLO	1/0
223	PTD1	PTE1	PTF1	PTG1	PTH1	PTH3	PTK3	1/0
224	PTD0	PTE0	PTF0	PTG0	PTH0	PTH0	PTK0	I/O-DOUT
225	VDD	VDD	VDD	VDD	VDD	VDD	VDD	VDD
226	PTC3	PTD3	PTE3	PTF3	PTG3	PTG3	PTJ3	I/O
227	PTC2	PTD2	PTE0	PTF0	PTG0	PTG0	PTI0	1/0
228	PTC1	PTD1	PTD3	PTE2	PTF2	PTF2	PTH0	I/O
229	PTC0	PTD0	PTD0	PTE0	PTF0	PTF0	PTG0	I/O-TDI
230	PTB3	PTC3	PTC3	PTD3	PTE3	PTE3	PTF3	I/O
231	PTB2	PTC2	PTC2	PTD0	PTE0	PTE0	PTF0	I/O
232	PTB1	PTC1	PTC1	PTC3	PTD3	PTD3	PTE3	1/0
233	PTB0	PTC0	PTC0	PTC0	PTD0	PTD0	PTE0	I/O-TMS
234	VSS	VSS	Vss	VSS	Vss	VSS	Vss	Vss
235	PTA3	PTB3	PTB3	PTB2	PTC0	PTC0	PTD0	1/0
236	PTA2	PTB0	PTB0	PTB0	PTB0	PTB0	PTC0	I/O
237	PTA1	PTA3	PTA3	PTA3	PTA3	PTA3	PTB3	I/O
238	PTA0	PTA0	PTA0	PTA0	PTA0	PTA0	PTA0	I/O-TCK
239	Vss	VSS	Vss	VSS	VSS	Vss	Vss	VSS
240	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/ TDO	RD_DATA/TDO

Table 20. ATT2C06, ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and 240-Pin SQFP/SQFP-PQ2 Pinout (continued)

Note: The ATT2C08 and ATT2C10 do not have bond pads connected to 240-pin SQFP package pin numbers 113 and 188.

.

Table 21. ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 304-Pin SQFP/SQFP-PQ2 Pinout

Pin	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
1	Vss						
2	VDD						
3	Vss						
4	PLA3	PLA3	PLA3	PLA3	PLA3	PLA3	I/O
5	PLA2	PLA2	PLA2	PLA2	PLA2	PLA0	1/0
6	PLA1	PLA1	PLA1	PLA1	PLA1	PLB3	1/0
7	PLA0	PLA0	PLA0	PLA0	PLA0	PLB0	1/0
8	PLB3	PLB3	PLB3	PLB3	PLB3	PLC3	I/O-A0
9	PLB2	PLB2	PLB2	PLB0	PLB0	PLC0	I/O
10	PLB1	PLB1	PLB1	PLC3	PLC3	PLD3	1/0
11	PLB0	PLB0	PLB0	PLC0	PLC0	PLD0	1/0
12	Vss	Vss	Vss	Vss	Vss	Vss	Vss
13	PLC3	PLC3	PLC3	PLD3	PLD3	PLE3	1/0
14	PLC2	PLC2	PLC0	PLD0	PLD0	PLF3	1/0
15	PLC1	PLC1	PLD3	PLE3	PLE3	PLG3	I/O
16	PLC0	PLC0	PLD0	PLE0	PLE0	PLH3	I/O-A1
17	See Note	PLD3	PLE3	PLF3	PLF3	PLI3	1/0
18	See Note	PLD2	PLE2	PLF2	PLF2	PLI2	1/0
19	See Note	PLD1	PLE1	PLF1	PLF1	PLI1	1/0
20	PLD3	PLD0	PLE0	PLF0	PLF0	PLIO	I/O-A2
21	See Note	PLE3	PLF3	PLG3	PLG3	PLJ3	1/0
22	PLD2	PLE2	PLF2	PLG2	PLG2	PLJ2	1/0
23	PLD1	PLE1	PLF1	PLG1	PLG1	PLJ1	1/0
24	PLD0	PLE0	PLF0	PLG0	PLG0	PLJ0	I/O-A3
25	VDD	VDD	VDD	VDD	VDD	VDD	VDD
26	PLE3	PLF3	PLG3	PLH3	PLH3	PLK3	1/0
27	PLE2	PLF2	PLG2	PLH2	PLH0	PLK0	1/0
28	PLE1	PLF1	PLG1	PLH1	PLI3	PLL3	1/0
29	PLE0	PLF0	PLG0	PLH0	PLIO	PLL0	1/O-A4
30	PLF3	PLG3	PLH3	PLI3	PLJ3	PLM3	I/O-A5
31	PLF2	PLG2	PLH2	PLI2	PLJ0	PLM0	1/0
32	PLF1	PLG1	PLH1	PLI1	PLK3	PLN3	1/0
33	PLF0	PLG0	PLH0	PLI0	PLK0	PLN0	I/O-A6
34	Vss	Vss	Vss	Vss	Vss	Vss	Vss
35	PLG3	PLH3	PLI3	PLJ3	PLL3	PLO3	1/0
36	PLG2	PLH2	PLI2	PLJ2	PLL2	PLO2	I/O
37	PLG1	PLH1	PLI1	PLJ1	PLL1	PLO1	1/0
38	PLG0	PLH0	PLIO	PLJO	PLLO	PLO0	1/O-A7
39	VDD	VDD	VDD	VDD	VDD	VDD	VDD
40	PLH3	PL13	PLJ3	PLK3	PLM3	PLP3	I/O
41	PLH2	PLI2	PLJ2	PLK2	PLM2	PLP2	1/0

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91-93, 131. 138, 140, 171, 174, 175, 206-209, 242, 243, 249, 282, 283, 286, and 287.

-- -

• - •

Cible 21. AP2C08, ATT2C10, ATL2C12, ATT2C15, ATT2C26, THATT2C40 304 Pin SQFP/SQFP PQ2 Pinout, continued)

75	1008 Pad	2C10 Pad	2C12Pad	PC15Pad	2C26Pad	2C40 Pad	Function
12			PLUI WA				1/0
B			PLUD.				I/O-A8
М	765 200	A STANK AND A STANK	State Vss Zord	Services and	A MANANAS MANA	Vss	Vss
5	PLAB		HAPLIKS M	and the second sec	a strander and a second second	PLQ3	I/O-A9
6			MPLK2	AN PULP AS	PLNO	PLQ0	1/0
7	PUBLA	PL11 St	PLK1	建立 开山1学校	PLO3	PLR3	I/O
3	Plub and		AN PLKO			PLR0	I/O-A10
	ELES STATE		PLUB Jow				1/0
			PLL 2 MA				I/O
51			PLUT STA				1/0
52	PLAD and	PLIKO S	PLLD 397	PLMO Set	FLQ0 IS	PLTO	I/O-A11
BB	A DOWN YOD	DD d		DD St. 1		VDD	VDD
	PLK3	HAPLES :	PLM3	PLN3	PLR3	PLU3	I/O-A12
6 55	PLR2	196 PL12 - 14	PLM1 HA	****PLN1	PLR1 we	Rest PLU1	I/O
6	PILK4	APRIL 1	PLMO	PLINO A	PLR0 2	PLU0	1/0
57	See Note	PLLO	PL'N3	PLO3	APLS3	PLV3	1/0
	PLKO 48	PL-M3	AND PLINE MARK	HARLOIGH	PLS1	·≫⊷-PLV1	I/O-A13
59	See Note	RLM2	# PLINO	PLO0	PLS0 10	PLV0	1/0
,560%	A PULB	APLM1	NA PLOS	A PLP3	SECTION OF A	New PLW3	1/0
	2 PI12 33	PLM0	PLO1	PLP1	ANTPLT1 20	PLX3	I/O
62	PUT	PLN3	PLO0	PLP0	PLT0	PLY3	I/O
\$ 6 8	RI-LO	PLN2	AN PLP3	the PLO3	PLU3	PLY0	I/O-A14
464	See Note 😽	PLN0	HIPO X	PLQ0	PLU0 335	PLZ0	1/0
- 65 着	AN ON OF	Sa Viss	WSS	** Wss	Mess ⊴th	en Vss	Vss
- 16 6	PLM3	PLO3	PLQ3	🗧 🖓 PLR3	REV3	PL13	1/0
- 8 67	PLM2	PLO2	MPLQ2	PLR2	PLV2	PL12	1/0
46 8 *	PLM1	* PLO1	PLQ1	Se #PLR0	•••• IPLV 0	PL10	I/O
#69 \$	PLM0	PLO0	PLQ0	SA IPLS3	PLW3	PL23	1/0
- 70 4	PLN3	A PLP3	**** # PLR3	PLS2	PLW2	PL22	1/0
			PLB2	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		PL20	I/O
海 2業	SPLIN1 (188	PLP1	₩ PLR1	PLT3	FLX3	PL30	1/0
¥78 3	PLN0 a	PLP0	WSS CCLK	* PLTO +++	PLX0	PL40	I/O-A15
74	Mes 🔧	, SS ≷	₩ss \$	WSS 🔄	Vss	Vss	Vss
75							CCLK
	WDD 🦂		₩DD →			VDD	VDD
377 -	w ¥ss			Vss 🖓		Vss	Vss
				1 H H		VDD	VDD
	Ser SNSS Ser St		· · · · ·	Vss 🦾		Vss	Vss
80	PBA 0			PBA0	2012 PBA0	PBA0	I/O-A16
- 81	PBA1	PBA1	PBA1	PBA2	PBA2	PBB0	I/O
82	PBA2	PBA2	PBA2	PBA3	PBA3	PBB3	1/0

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91---93, 131, 138, 140, 171, 174, 175, 206-209, 242, 243, 249, 282, 283, 286, and 287.

.

AT&T-Microelectronics

Same - game

6.6

Table 21. ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 304-Pin SQFP/SQFP-PQ2 Pinout (continued)

Pin	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
83	PBA3	PBA3	PBA3	PBB0	PBB0	PBC0	1/0
84	PBB0	PBB0	PBB0	PBB3	PBB3	PBC3	1/0
85	PBB1	PBB1	PBB1	PBC0	PBC0	PBD0	I/O
86	PBB2	PBB2	PBB2	PBC2	PBC2	PBD2	1/0
87	PBB3	PBB3	PBB3	PBC3	PBC3	PBD3	I/O
88	Vss						
89	See Note	PBC0	PBC0	PBD0	PBD0	PBE0	I/O
90	PBC0	PBC1	PBC3	PBD3	PBD3	PBE3	I/O-A17
91	See Note	PBC2	PBD0	PBE0	PBE0	PBF0	I/O
92	See Note	PBC3	PBD3	PBE3	PBE3	PBF3	I/O
93	See Note	PBD0	PBE0	PBF0	PBF0	PBG0	1/0
94	PBC1	PBD1	PBE1	PBF1	PBF1	PBG3	I/O
95	PBC2	PBD2	PBE2	PBF2	PBF2	PBH0	1/0
96	PBC3	PBD3	PBE3	PBF3	PBF3	PBH3	1/0
97	PBD0	PBE0	PBF0	PBG0	PBG0	PBIO	I/O
98	PBD1	PBE1	PBF1	PBG1	PBG1	PBI3	I/O
99	PBD2	PBE2	PBF2	PBG2	PBG2	PBJ0	1/0
100	PBD3	PBE3	PBF3	PBG3	PBG3	PBJ3	1/0
101	VDD	VDD	VDD	VDD	VDD	VDD	VDD
102	PBE0	PBF0	PBG0	PBH0	PBH0	PBK0	1/0
103	PBE1	PBF1	PBG1	PBH1	PBH3	PBK3	I/O
104	PBE2	PBF2	PBG2	PBH2	PBI0	PBL0	I/O
105	PBE3	PBF3	PBG3	PBH3	PBI3	PBL3	1/0
106	PBF0	PBG0	PBH0	PBIO	PBJ0	PBM0	1/0
107	PBF1	PBG1	PBH1	PBI1	PBJ3	PBM3	I/O
108	PBF2	PBG2	PBH2	PBI2	РВКО	PBN0	1/0
109	PBF3	PBG3	PBH3	PBI3	PBK3	PBN3	I/O
110	Vss	Vss	Vss	Vss	Vss	Vss	Vss
111	PBG0	PBH0	PBIO	PBJ0	PBLO	PBO0	1/0
112	PBG1	PBH1	PBI1	PBJ1	PBL1	PBO1	I/O
113	PBG2	PBH2	PBI2	PBJ2	PBL2	PBO2	1/0
114	PBG3	PBH3	PBI3	PBJ3	PBL3	PBO3	I/O
115	Vss	Vss	Vss	Vss	Vss	Vss	Vss
116	PBH0	PBIO	PBJ0	PBK0	PBM0	PBP0	1/0
117	PBH1	PBI1	PBJ1	PBK1	PBM1	PBP1	1/0
118	PBH2	PBI2	PBJ2	PBK2	PBM2	PBP2	1/0
119	PBH3	PBI3	PBJ3	PBK3	PBM3	PBP3	I/O
.120	Vss	Vss	Vss	Vss	Vss	Vss	Vss
121	PBIO	PBJ0	PBK0	PBL0	PBN0	PBQ0	1/0
122	PBI1	PBJ1	PBK1	PBL1	PBN3	PBQ3	1/0
123	PBI2	PBJ2	PBK2	PBL2	PBO0	PBR0	I/O

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91-93, 131, 138, 140, 171, 174, 175, 206-209, 242, 243, 249, 282, 283, 286, and 287.

AT&T Microelectronics

4.

.*

Pin Information (continued)

Pin	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
124	PBI3	PBJ3	PBK3	PBL3	PBO3	PBR3	I/O
125	PBJ0	PBK0	PBL0	PBM0	PBP0	PBS0	I/O-HDC
126	PBJ1	PBK1	PBL1	PBM1	PBP3	PBS3	1/0
127	PBJ2	PBK2	PBL2	PBM2	PBQ0	PBT0	1/0
128	PBJ3	PBK3	PBL3	PBM3	PBQ3	PBT3	1/0
129	VDD	VDD	VDD	VDD	VDD	VDD	VDD
130	PBK0	PBL0	PBM0	PBN0	PBR0	PBUO	I/O-LDC
131	See Note	PBL1	PBM1	PBN1	PBR1	PBU3	1/O
132	PBK1	PBL2	PBM2	PBN2	PBR2	PBV0	1/0
133	PBK2	PBL3	PBM3	PBN3	PBR3	PBV3	I/O
134	PBK3	PBM0	PBN0	PBO0	PBS0	PBW0	I/O
135	PBL0	PBM1	PBN1	PBO1	PBS1	PBX0	1/0
136	PBL1	PBM2	PBN3	PBO3	PBS3	PBX3	1/0
137	PBL2	PBM3	PBO0	PBP0	PBT0	PBY0	I/O-INIT
138	See Note	PBN0	PBO3	PBP3	PBT3	PBY3	1/0
139	PBL3	PBN1	PBP0	PBQ0	PBU0	PBZ0	1/0
140	See Note	PBN3	PBP3	PBQ3	PBU3	PBZ3	1/0
141	Vss	Vss	Vss	Vss	Vss	Vss	Vss
142	PBM0	PBO0	PBQ0	PBR0	PBV0	PB10	1/0
143	PBM1	PBO1	PBQ1	PBR1	PBV1	PB11	1/0
144	PBM2	PBO2	PBQ2	PBR3	PBV3	PB13	1/0
145	PBM3	PBO3	PBQ3	PBS0	PBW0	PB20	1/0
146	PBN0	PBP0	PBR0	PBS3	PBW3	PB23	1/0
147	PBN1	PBP1	PBR1	PBT0	PBX0	PB30	1/0
148	PBN2	PBP2	PBR2	PBT1	PBX1	PB33	1/0
149	PBN3	PBP3	PBR3	PBT3	PBX3	PB43	I/O
150	Vss	Vss	Vss	Vss	Vss	Vss	Vss
151	DONE	DONE	DONE	DONE	DONE	DONE	DONE
152	VDD	VDD	VDD	VDD	VDD	VDD	VDD
153	Vss	Vss	Vss	Vss	Vss	Vss	Vss
154	RESET	RESET	RESET	RESET	RESET	RESET	RESET
155	PRGM	PRGM	PRGM	PRGM	PRGM	PRGM	PRGM
156	PRN0	PRP0	PRR0	PRT0	PRX0	PR40	I/O-M0
157	PRN1	PRP1	PRR1	PRT2	PRX2	PR30	1/0
158	PRN2	PRP2	PRR2	PRT3	PRX3	PR33	I/O
159	PRN3	PRP3	PRR3	PRS0	PRW0	PR20	1/0
160	PRM0	PRO0	PRQ0	PRS3	PRW3	PR23	I/O
161	PRM1	PRO1	PRQ1	PRR0	PRV0	PR10	1/0
162	PRM2	PRO2	PRQ2	PRR1	PRV1	PR11	I/O
163	PRM3	PRO3	PRQ3	PRR3	PRV3	PR13	I/O
164	Vss	Vss	Vss	Vss	Vss	Vss	Vss

Table 21. ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 304-Pin SQFP/SQFP-PQ2 Pinout (continued)

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91-93. 131. 138, 140, 171, 174, 175, 206-209, 242, 243, 249, 282, 283, 286, and 287.

2C40 Pad Function 2C08 Pad 2C10 Pad 2C12 Pad 2C15 Pad 2C26 Pad Pin PRZ0 1/0 **PRN0** PRP0 PRQ0 PRU0 PRL0 165 1/0 PRU3 PRY0 PRP3 PRO3 166 PRL1 PRN2 PRP0 PRT0 PRX0 1/0 PRN3 PRO0 167 PRL2 1/0 PRP2 PRT2 PRX3 PRM0 PRO₂ 168 PRL3 PRO3 PRP3 PRT3 PRW3 I/O-M1 169 PRK0 PRM1 1/0 PRO0 PRS0 PRV0 PRN0 170 PRK1 PRM2 PRV2 1/0 PRS2 171 See Note **PRM3** PRN2 PRO2 PRV3 1/0 PRO3 PRS3 PRK2 PRL0 PRN3 172 1/0 PRM0 PRN0 PRR0 PRU0 173 PRK3 PRL1 PRU2 1/0 PRN2 PRR2 174 PRL2 PRM2 See Note PRR3 PRU3 1/0 PRN3 PRM3 175 See Note PRL3 VDD VDD VDD 176 VDD VDD VDD VDD PRT0 1/O-M2 177 PRM0 PRQ0 **PRJO** PRK0 PRL0 PRK1 PRL1 PRM1 PRQ3 PRT3 1/0 178 PRJ1 1/0 PRM2 PRP0 PRS0 179 PRJ2 PRK2 PRL2 PRP3 PRS3 1/0 180 PRJ3 PRK3 PRL3 PRM3 1/O-M3 181 PRI0 PRJ0 **PRK0 PRLO** PRO0 PRR0 PRO3 PRR3 1/0 PRK1 PRL1 182 PRI1 PRJ1 183 PRK2 PRL2 **PRN0** PRQ0 1/0 PRI2 PRJ2 1/0 PRQ3 184 PRI3 **PRJ3** PRK3 PRL3 PRN3 Vss 185 Vss Vss Vss Vss Vss Vss 1/0 PRH0 **PRIO** PRJ0 **PRK0** PRM0 PRP0 186 1/0 PRJ1 PRK1 PRM1 PRP1 187 PRH1 PRI1 PRM2 PRP2 1/0 188 PRH2 PRI2 PRJ2 PRK2 PRP3 1/0 189 PRH3 PRI3 PRJ3 PRK3 PRM3 VDD VDD 190 VDD VDD VDD VDD VDD PRI0 PRJ0 PRL0 PRO0 1/0 191 PRG0 PRH0 1/0 PRO1 192 PRG1 PRH1 PRI1 PRJ1 PRL1 PRO2 1/0 PRG2 PRH2 PRI2 PRJ2 PRL2 193 PRH3 PRI3 **PRJ3** PRL3 PRO3 1/0 194 PRG3 Vss Vss 195 Vss Vss Vss Vss Vss PRH0 **PRN0** 1/0 PRI0 PRK0 PRF0 PRG0 196 PRI1 **PRK3** PRN3 1/0 197 PRF1 PRG1 PRH1 PRM0 1/0 PRI2 PRJ0 198 PRF2 PRG2 PRH2 PRI3 PRJ3 PRM3 1/0 199 PRF3 PRG3 PRH3 1/0-CS1 PRL0 200 PRE0 PRF0 PRG0 PRH0 PRI0 1/0 201 PRE1 PRF1 PRG1 PRH1 PRI3 PRL3 202 PRF2 PRG2 PRH2 PRH0 PRK0 1/0 PRE2 PRK3 1/0 PRH3 PRH3 203 PRE3 PRF3 PRG3 VDD VDD VDD 204 VDD VDD VDD VDD PRJ0 1/O-CS0 PRD0 PRE0 PRF0 PRG0 PRG0 205

Table 21. ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 304-Pin SQFP/SQFP-PQ2 Pinout (continued)

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91-93, 131, 138, 140, 171, 174, 175, 206-209, 242, 243, 249, 282, 283, 286, and 287.

÷

Pin Information (continued)

Pin	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
206	See Note	PRE1	PRF1	PRG1	PRG1	PRJ1	1/0
207	See Note	PRE2	PRF2	PRG2	PRG2	PRJ2	I/O
208	See Note	PRE3	PRF3	PRG3	PRG3	PRJ3	1/0
209	See Note	PRD0	PRE0	PRF0	PRF0	PRI0	1/0
210	PRD1	PRD1	PRE1	PRF1	PRF1	PRI1	1/0
211	PRD2	PRD2	PRE2	PRF2	PRF2	PRI2	1/0
212	PRD3	PRD3	PRE3	PRF3	PRF3	PRI3	1/0
213	PRC0	PRC0	PRD0	PRE0	PRE0	PRH0	I/O-RS
214	PRC1	PRC1	PRD1	PRE1	PRE1	PRG0	I/O
215	PRC2	PRC2	PRD3	PRE3	PRE3	PRF0	1/0
216	PRC3	PRC3	PRC0	PRD0	PRD0	PRE0	1/0
217	Vss	Vss	Vss	Vss	Vss	Vss	Vss
218	PRB0	PRB0	PRB0	PRC0	PRC0	PRD0	1/O-WS
219	PRB1	PRB1	PRB1	PRC1	PRC1	PRD1	I/O
220	PRB2	PRB2	PRB2	PRB0	PRB0	PRC0	1/0
221	PRB3	PRB3	PRB3	PRB3	PRB3	PRC3	1/0
222	PRAO	PRA0	PRA0	PRA0	PRA0	PRB0	1/0
223	PRA1	PRA1	PRA1	PRA1	PRA1	PRB3	1/0
224	PRA2	PRA2	PRA2	PRA2	PRA2	PRA0	1/0
225	PRA3	PRA3	PRA3	PRA3	PRA3	PRA3	1/0
226	Vss	Vss	Vss	Vss	Vss	Vss	Vss
227	DO OFAL						
	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN	RD_CFGN
228	ND_CFGN	RD_CFGN VDD	ND_CFGN	RD_CFGN VDD	RD_CFGN VDD	VDD	RD_CFGN VDD
	-	—					
228	VDD	VDD	VDD	VDD	VDD	VDD	VDD
228 229	VDD Vss VDD Vss	VDD Vss	VDD VSS	VDD Vss	VDD Vss	VDD VSS	VDD Vss
228 229 230	VDD Vss VDD	VDD Vss VDD	VDD VSS VDD	VDD Vss VDD	VDD Vss VDD	VDD Vss VDD	VDD Vss VDD
228 229 230 231	VDD Vss VDD Vss	VDD Vss VDD Vss	VDD Vss VDD Vss	VDD Vss VDD Vss	VDD Vss VDD Vss	VDD Vss VDD Vss	VDD Vss VDD Vss
228 229 230 231 232 233 234	VDD Vss VDD Vss PTN3 PTN2 PTN1	VDD Vss VDD Vss PTP3	VDD VSS VDD VSS PTR3	VDD Vss VDD Vss PTT3	VDD Vss VDD Vss PTX3	VDD VSS VDD VSS PT43	VDD VSS VDD VSS I/O I/O I/O
228 229 230 231 232 233 234 235	VDD Vss VDD Vss PTN3 PTN2 PTN1 PTN0	VDD Vss VDD Vss PTP3 PTP2	VDD VSS VDD VSS PTR3 PTR2	VDD Vss VDD Vss PTT3 PTT2	VDD VSS VDD VSS PTX3 PTX2	VDD VSS VDD VSS PT43 PT40	VDD Vss VDD Vss I/O I/O
228 229 230 231 232 233 234 235 236	VDD VSS VDD VSS PTN3 PTN2 PTN1 PTN0 PTM3	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3	VDD VSS VDD VSS PTR3 PTR2 PTR1	VDD Vss VDD Vss PTT3 PTT2 PTT0	VDD Vss VDD Vss PTX3 PTX2 PTX0	VDD Vss VDD Vss PT43 PT40 PT30	VDD VSS VDD VSS I/O I/O I/O
228 229 230 231 232 233 234 235	VDD Vss VDD Vss PTN3 PTN2 PTN1 PTN0	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTW3	VDD Vss VDD Vss PT43 PT40 PT30 PT23	VDD VSS VDD VSS I/O I/O I/O I/O
228 229 230 231 232 233 234 235 236 237 238	VDD VSS VDD VSS PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO1	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0 PTQ3 PTQ2 PTQ1	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTW3 PTW0	VDD Vss VDD Vss PT43 PT40 PT30 PT23 PT20	VDD VSS VDD VSS I/O I/O I/O I/O I/O I/O I/O I/O
228 229 230 231 232 233 234 235 236 237 238 239	VDD VSS VDD VSS PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1 PTM0	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO1 PTO1 PTO0	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0 PTQ3 PTQ2	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0 PTR3	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTW3 PTW0 PTV3	VDD Vss VDD Vss PT43 PT40 PT30 PT23 PT20 PT13	VDD VSS VDD VSS I/O I/O I/O I/O I/O-RDY/RCLK I/O I/O I/O
228 229 230 231 232 233 234 235 236 237 238 239 240	VDD Vss VDD Vss PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1 PTM0 Vss	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO1 PTO0 VSS	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0 PTQ3 PTQ2 PTQ1 PTQ0 VSS	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0 PTR3 PTR2 PTR0 Vss	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTW3 PTW0 PTV3 PTV2 PTV0 VSS	VDD Vss VDD Vss PT43 PT40 PT30 PT23 PT20 PT12 PT12 PT10 Vss	VDD VSS VDD VSS I/O I/O I/O I/O I/O I/O I/O I/O VSS
228 229 230 231 232 233 234 235 236 237 238 239 240 241	VDD VSS VDD VSS PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1 PTM0 VSS PTL3	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO2 PTO1 PTO0 VSS PTN3	VDD Vss VDD Vss PTR3 PTR2 PTR1 PTR0 PTQ3 PTQ2 PTQ1 PTQ1 PTQ0 Vss PTP3	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0 PTR3 PTR2 PTR0 Vss PTQ3	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTX0 PTW3 PTW0 PTV3 PTV2 PTV0 VSS PTU3	VDD VSS VDD VSS PT43 PT40 PT30 PT23 PT20 PT13 PT12 PT10 Vss PT23	VDD Vss VDD Vss I/O I/O
228 229 230 231 232 233 234 235 236 237 238 239 240 241 242	VDD Vss VDD Vss PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1 PTM0 Vss PTL3 See Note	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO1 PTO1 PTO0 VSS PTN3 PTN1	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0 PTR0 PTQ3 PTQ2 PTQ1 PTQ1 PTQ1 PTQ0 VSS PTP3 PTP2	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0 PTR3 PTR2 PTR2 PTR0 Vss PTQ3 PTQ2	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTW3 PTW0 PTV3 PTV2 PTV2 PTV0 VSS PTU3 PTU2	VDD VSS VDD VSS PT43 PT40 PT30 PT23 PT20 PT13 PT10 VSS PT12 PT23 PTZ3 PTZ3	VDD VSS VDD VSS I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243	VDD Vss VDD Vss PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1 PTM0 Vss PTL3 See Note See Note	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO2 PTO1 PTO0 VSS PTN3	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0 PTR0 PTQ3 PTQ2 PTQ1 PTQ0 VSS PTP3 PTP2 PTP0	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0 PTS3 PTS0 PTR3 PTR2 PTR0 Vss PTQ3 PTQ2 PTQ0	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTX0 PTW3 PTW0 PTV3 PTV2 PTV0 VSS PTU3	VDD VSS VDD VSS PT43 PT40 PT30 PT23 PT20 PT12 PT12 PT12 PT10 Vss PTZ3 PT12 PT12 PT12 PT12 PT12 PT12 PT12 PT12 PT23 PT24 PT20	VDD VSS VDD VSS I/O I/O I/O I/O RDY/RCLK I/O I/O I/O VSS I/O I/O I/O I/O I/O
228 229 230 231 232 233 234 235 236 237 238 237 238 239 240 241 242 243 244	VDD VSS VDD VSS PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1 PTM0 VSS PTL3 See Note See Note See Note PTL2	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO3 PTO2 PTO1 PTO0 VSS PTN3 PTN1 PTN0 PTN0 PTN0 PTN3	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0 PTQ3 PTQ2 PTQ1 PTQ2 PTQ1 PTQ0 VSS PTP3 PTP2 PTP0 PTP0 PTO3	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0 PTR3 PTR3 PTR2 PTR0 Vss PTQ3 PTQ2 PTQ0 PTP3	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTW3 PTW0 PTV3 PTV2 PTV2 PTV0 VSS PTU3 PTU2	VDD VSS VDD VSS PT43 PT40 PT30 PT23 PT20 PT12 PT13 PT12 PT10 Vss PTZ3 PT12 PT12 PT10 Vss PTZ3 PTZ3 PTZ3 PTZ0 PTZ0 PTZ0 PTZ0 PTY3	VDD VSS VDD VSS I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O
228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243	VDD Vss VDD Vss PTN3 PTN2 PTN1 PTN0 PTM3 PTM2 PTM1 PTM0 Vss PTL3 See Note See Note	VDD VSS VDD VSS PTP3 PTP2 PTP1 PTP0 PTO3 PTO2 PTO2 PTO1 PTO0 VSS PTN3 PTN1 PTN0	VDD VSS VDD VSS PTR3 PTR2 PTR1 PTR0 PTR0 PTQ3 PTQ2 PTQ1 PTQ0 VSS PTP3 PTP2 PTP0	VDD Vss VDD Vss PTT3 PTT2 PTT0 PTS3 PTS0 PTS3 PTS0 PTR3 PTR2 PTR0 Vss PTQ3 PTQ2 PTQ0	VDD VSS VDD VSS PTX3 PTX2 PTX0 PTX0 PTW3 PTW0 PTV3 PTV2 PTV0 VSS PTU3 PTU2 PTU2 PTU0	VDD VSS VDD VSS PT43 PT40 PT30 PT23 PT20 PT12 PT12 PT12 PT10 Vss PTZ3 PT12 PT12 PT12 PT12 PT12 PT12 PT12 PT12 PT23 PT24 PT20	VDD VSS VDD VSS I/O I/O I/O I/O RDY/RCLK I/O I/O I/O VSS I/O I/O I/O I/O I/O

Table 21. ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 304-Pin SQFP/SQFP-PQ2 Pinout (continued)

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91-93, 131, 138, 140, 171, 174, 175, 206-209, 242, 243, 249, 282, 283, 286, and 287.

Pin 2C08 Pad 2C10 Pad 2C12 Pad 2C15 Pad 2C26 Pad 2C40 Pad Function 247 PTK3 PTM0 PTN0 PTO0 PTS0 PTW3 1/0 PTV3 1/0 248 PTK2 PTL3 PTM3 PTN3 PTR3 249 See Note PTL2 PTM2 PTN2 PTR2 PTV0 1/0 250 PTK1 PTL1 PTM1 PTN1 PTR1 PTU3 1/O-D6 PTK0 PTM0 PTU0 1/0 251 PTLO **PTN0** PTR0 252 VDD VDD VDD VDD VDD VDD VDD 253 PTJ3 PTK3 PTM3 PTQ3 PTT3 PTL3 1/0 254 PTJ2 PTM2 1/0 PTK2 PTL2 PTQ0 PTT0 255 PTS3 PTJ1 PTK1 PTL1 PTM1 PTP3 1/0 256 PTJ0 PTK0 PTL0 PTM0 PTP0 PTS0 I/O-D5 257 PTI3 PTJ3 PTK3 PTL3 PTO₃ PTR3 1/0 258 PTI2 PTJ2 PTK2 PTL2 PTO0 PTR0 1/0 259 PTI1 PTJ1 PTK1 PTL1 PTN3 PTQ3 1/0 260 PTI0 **PTJ0** PTK0 PTL0 PTN0 PTQ0 I/O-D4 261 Vss Vss Vss Vss Vss Vss Vss 262 PTH3 PTI3 PTJ3 1/0 PTK3 PTM3 PTP3 263 PTH2 PTI2 PTJ2 PTK2 PTM2 PTP2 1/0 PTH1 264 PTI1 PTJ1 PTK1 PTM1 PTP1 1/0 265 PTH0 **PTIO PTJ0** PTK0 PTM0 PTP0 1/O-D3 266 Vss Vss Vss Vss Vss Vss Vss 267 PTG3 PTH3 PTI3 PTJ3 PTL3 PTO₃ 1/0 PTG2 PTH₂ 268 PTI2 PTJ₂ PTL2 1/0 PTO₂ 269 PTG1 PTH1 PTI1 1/0 PTJ1 PTL1 PTO1 270 PTG0 PTH0 PTL0 PTI0 PTJ0 PTO0 I/O-D2 271 Vss Vss Vss Vss Vss Vss Vss 272 PTF3 PTG3 PTH3 PTI3 PTK3 PTN3 1/O-D1 273 PTF2 PTG2 PTH2 PTI2 PTN0 1/0 PTK0 PTF1 274 PTG1 PTH1 PTI1 PTJ3 PTM3 1/0 275 PTF0 PTG0 PTH0 PTI0 PTJ0 PTM0 1/0-D0/DIN 276 PTE3 PTF3 PTG3 PTH3 PTI3 PTL3 1/0 277 PTE2 PTF2 PTG2 1/0 PTH₂ PTI0 PTL0 278 PTE1 PTF1 PTG1 PTH1 PTH3 PTK3 1/0 279 PTE0 PTF0 PTG0 PTH0 PTH0 PTK0 I/O-DOUT 280 VDD VDD VDD VDD VDD VDD VDD 281 1/0 PTD3 PTE3 PTF3 PTG3 PTG3 PTJ3 282 See Note PTE2 PTF2 PTG2 PTG2 **PTJ0** 1/0 1/0 See Note PTE1 283 PTF1 PTG1 PTG1 PTI3 284 PTD2 PTE0 PTF0 PTIO 1/0 PTG0 PTG0 285 PTD1 PTD3 PTE3 PTF3 PTF3 PTH3 1/0 286 See Note PTD2 PTE2 PTF2 PTF2 PTH0 1/0 287 See Note PTD1 PTE1 PTF1 PTF1 PTG3 1/0

Table 21. ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 304-Pin SQFP/SQFP-PQ2 Pinout (continued)

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91-93, 131, 138, 140, 171, 174, 175, 206-209, 242, 243, 249, 282, 283, 286, and 287.

Pin	2C08 Pad	2C10 Pad	2C12 Pad	2C15 Pad	2C26 Pad	2C40 Pad	Function
288	PTD0	PTD0	PTE0	PTF0	PTF0	PTG0	I/O-TDI
289	PTC3	PTC3	PTD3	PTE3	PTE3	PTF3	1/0
290	PTC2	PTC2	PTD0	PTE0	PTE0	PTF0	1/0
291	PTC1	PTC1	PTC3	PTD3	PTD3	PTE3	I/O
292	PTC0	PTC0	PTC0	PTD0	PTD0	PTE0	I/O-TMS
29 3	Vsś	Vss	Vss	Vss	Vss	Vss	Vss
294	PTB3	PTB3	PTB3	PTC3	PTC3	PTD3	I/O
295	PTB2	PTB2	PTB2	PTC0	PTC0	PTD0	I/O
296	PTB1	PTB1	PTB1	PTB3	PTB3	PTC3	1/0
297	PTB0	PTB0	PTB0	PTB0	PTB0	PTC0	1/0
298	PTA3	PTA3	PTA3	PTA3	PTA3	PTB3	1/0
299	PTA2	PTA2	PTA2	PTA2	PTA2	PTB0	I/O
300	PTA1	PTA1	PTA1	PTA1	PTA1	PTA3	I/O
301	PTA0	PTA0	PTA0	PTA0	PTA0	PTA0	I/O-TCK
302	Vss						
303	RD_DATA/	RD_DATA/	RD_DATA/	RD_DATA/	RD_DATA/	RD_DATA/	RD_DATA/TDO
	TDO	TDO	TDO	TDO	TDO	TDO	
304	Vdd						

Table 21. ATT2C08, ATT2C10, ATT2C12, ATT2C15, ATT2C26, and ATT2C40 304-Pin SQFP/SQFP-PQ2 Pinout (continued)

Note: The ATT2C08 does not have bond pads connected to 304-pin SQFP package pin numbers 17, 18, 19, 21, 57, 59, 64, 89, 91—93, 131, 138, 140, 171, 174, 175, 206—209, 242, 243, 249, 282, 283, 286, and 287.

Table 22. ATT2C12 and ATT2C15 364-Pin CPGA Pinout

Pin	2C12 Pad	2C15 Pad.	Function	Pin	2C12 Pad	2C15 Pad	Function
G25	Vss	Vss	Vss	A19	PLI3	PLJ3	1/0
J27	VDD	Vdd	VDD	D18	PL12	PLJ2	1/0
G23	Vss	Vss	Vss	B18	PLI1	PLJ1	I/Ō
E29	PLA3	PLA3	I/O	C17	PLI0	PLJ0	I/O-A7
B32	PLA2	PLA2	1/0	G7	VDD	Vdd	VDD
D28	PLA1	PLA1	1/0	E17	PLJ3	PLK3	I/O
A33	PLA0	PLA0	I/O -	A17	PLJ2	PLK2	I/O
C29	PLB3	PLB3	I/O-A0	D16	PLJ1	PLK1	1/0
E27	See Note	PLB2	1/0	B16	PLJ0	PLK0	I/O-A8
B30	See Note	PLB1	1/0	G15	Vss	Vss	Vss
F26	PLB2	PLB0	1/0	A15	PLK3	PLL3	I/O-A9
A31	PLB1	PLC3	1/0	F16	PLK2	PLL2	1/0
D26	See Note	PLC2	1/0	B14	PLK1	PLL1	I/O
C27	See Note	PLC1	1/0	C15	PLKO	PLL0	I/O-A10
E25	PLB0	PLC0	I/O	A13	PLL3	PLM3	I/O
G21	Vss	Vss	Vss	E15	PLL2	PLM2	I/O
B28	PLC3	PLD3	1/0	A11	PLL1	PLM1	I/O
F24	PLC2	PLD2	1/0	D14	PLL0	PLM0	I/O-A11
A29	PLC1	PLD1	I/O	C13	PLM3	PLN3	I/O-A12
D24	PLC0	PLD0	I/O	B12	PLM2	PLN2	I/O
C25	PLD3	PLE3	1/0	F14	PLM1	PLN1	1/0
E23	PLD2	PLE2	1/0	A9	PLM0	PLN0	1/0
B26	PLD1	PLE1	1/0	E13	PLN3	PLO3	· I/O
F22	PLD0	PLE0	I/O-A1	B10	PLN2	PLO2	I/O
G19	Vss	Vss	Vss	D12	PLN1	PLO1	I/O-A13
D22	PLE3	PLF3	1/0	C11	PLN0	PLO0	I/O
A27	PLE2	PLF2	I/O	G13	Vss	Vss	Vss
E21	PLE1	PLF1	1/0	F12	PLO3	PLP3	I/O
C23	PLE0	PLF0	1/O-A2	A7	PLO2	PLP2	I/O
F20	PLF3	PLG3	1/0	E11	PLO1	PLP1	I/O
B24	PLF2	PLG2	1/0	B8	PLO0	PLP0	I/O
C21	PLF1	PLG1	1/0	D10	PLP3	PLQ3	I/O-A14
A25	PLF0	PLG0	I/O-A3	C9	PLP2	PLQ2	1/0
G27	Vdd	VDD	VDD	F10	PLP1	PLQ1	1/0
B22	PLG3	PLH3	I/O	A 5	PLP0	PLQ0	1/0
D20	PLG2	PLH2	1/0	G11	Vss	Vss	Vss
A23	PLG1	PLH1	1/0	E9	PLQ3	PLR3	I/O
E19	PLG0	PLH0	I/O-A4	B6	PLQ2	PLR2	I/O
A21	PLH3	PLI3	I/O-A5	D8	See Note	PLR1	1/0
C19	PLH2	PLI2	I/O	C7	PLQ1	PLR0	I/O
B20	PLH1	PLI1	I/O	F8	PLQ0	PLS3	I/O
F18	PLH0	PLI0	I/O-A6	A3	PLR3	PLS2	I/O
G17	Vss	Vss	Vss	E7	See Note	PLS1	1/0

Notes: The ATT2C12 does not have bond pads connected to 364-pin CPGA package pin numbers E27, B30, D26, C27, D8, E7, D6, C3, B2, G5, D2, H4, AF4, AL1, AG5, AL3, AK6, AM4, AH8, AJ9, AN31, AK26, AH26, AL29, AH30, AG29, AK32, AG31, F32, H30, C33, and G29. The J9 pin is used for package orientation only.

The ceramic PGA contains single large VoD and Vss planes to which all VoD and Vss bond pads are connected.

Table 22. ATT2C12 and ATT2C15 364-Pin CPGA Pinout (continued)

Pin	2C12 Pad	2C15 Pad	Function	Pin	2C12 Pad	2C15 Pad	Function
B 4	PLR2	PLS0	I/O	L1	PBG2	PBH2	1/0
C 5	PLR1	PLT3	I/O	R5	PBG3	PBH3	I/O
D6	See Note	PLT2	1/0	N1	PBH0	PBI0	1/0
C3	See Note	PLT1	1/0	R3	PBH1	PBI1	1/0
F 6	PLR0	PLT0	I/O-A15	P2	PBH2	PBI2	I/O
G9	Vss	Vss	Vss	T6	PBH3	PBI3	I/O
D4	CCLK	CCLK	CCLK	R1	PBIO	PBJ0	I/O
J7	VDD	VDD	VDD	T4	PBI1	PBJ1	I/O
L7	Vdd	Vdd	Vdd	T2	PBI2	PBJ2	I/O
R7	Vss	Vss	Vss	U3	PBI3	PBJ3	I/O
E5	PBA0	PBA0	I/O-A16	U7	Vss	Vss	Vss
B2	See Note	PBA1	I/O	U5 U5	PBJ0	PBK0	1/0
F4	PBA1	PBA2	1/0	U1	PBJ1	PBK1	1/0
A1	PBA2	PBA3	1/0	V4	PBJ2	PBK2	1/0
E3	PBA3	PBB0	I/O	V2	PBJ3	РВКЗ	1/0
G5	See Note	PBB1	1/0	W1	PBK0	PBL0	I/O
D2	See Note	PBB2	I/O	V6	PBK1	PBL1	1/0
H6	PBB0	PBB3	1/0	Y2	PBK2	PBL2	I/O
C1	PBB1	PBC0	1/0	W 3	PBK3	PBL3	1/0
H4	See Note	PBC1	I/O	AA1	PBL0	PBM0	I/O-HDC
G3	PBB2	PBC2	I/O	W5	PBL1	PBM1	1/0
J5	PBB3	PBC3	I/O	AC1	PBL2	PBM2	1/0
F2	PBC0	PBD0	1/0	Y4	PBL3	PBM3	1/0
K6	PBC1	PBD1	I/O	AA7	VDD	VDD	VDD
E1	PBC2	PBD2	1/0	AA3	PBM0	PBN0	I/O-LDC
K4	PBC3	PBD3	I/O-A17	AB2	PBM1	PBN1	I/O
J3	PBD0	PBE0	I/O ·	Y6	PBM2	PBN2	I/O
L5	PBD1	PBE1	1/0	AE1	PBM3	PBN3	I/O
H2 _	PBD2	PBE2	1/0	AA5	PBN0	PBO0	I/O
M6	PBD3	PBE3	1/0	AD2	PBN1	PBO1	I/O
M4	PBE0	PBF0	1/0	AB4	PBN2	PBO2	I/O
G1	PBE1	PBF1	1/0	AC3	PBN3	PBO3	I/O
N5	PBE2	PBF2	1/0	AB6	PBO0	PBP0	I/O-INIT
L3	PBE3	PBF3	1/0	AG1	PBO1	PBP1	1/0
P6	PBF0	PBG0	I/O	AC5	PBO2	PBP2	I/O
K2	PBF1	PBG1	1/0	AF2	PBO3	PBP3	I/O
N3	PBF2	PBG2	1/0	AD4	PBP0	PBQ0	I/O
J1	PBF3	PBG3	1/0	AE3	PBP1	PBQ1	I/O
N7	VDD	VDD	VDD	AD6	PBP2	PBQ2	I/O
M2	PBG0	PBH0	I/O	AJ1	PBP3	PBQ3	I/O
P4	PBG1	PBH1	I/O	AE5	PBQ0	PBR0	I/O

Notes: The ATT2C12 does not have bond pads connected to 364-pin CPGA package pin numbers E27, B30, D26, C27, D8, E7, D6, C3, B2, G5, D2, H4, AF4, AL1, AG5, AL3, AK6, AM4, AH8, AJ9, AN31, AK26, AH26, AL29, AH30, AG29, AK32, AG31, F32, H30, C33, and G29. The J9 pin is used for package orientation only.

The ceramic PGA contains single large VoD and Vss planes to which all VoD and Vss bond pads are connected.

Table 22. ATT2C12 and ATT2C15 364-Pin CPGA Pinout (continued)

Pin	2C12 Pad	2C15 Pad	Function	Pin	2C12 Pad	2C15 Pad	Function
AH2	PBQ1	PBR1	1/0	AM12	PRM2	PRN2	1/0
AF4	See Note	PBR2	I/O	AL13	PRM3	PRN3	1/0
AG3	PBQ2	PBR3	1/0	AE7	VDD	daV	VDD
AF6	PBQ3	PBR3	1/0	AK14	PRL0	PRM0	I/O-M2
AL1	See Note	PBS1	1/0	AN11	PRL1	PRM1	1/0
AG5	See Note	PBS2	1/0	AJ15	PRL2	PRM2	I/O
AK2	PBR0	PBS3	I/O	AN13	PRL3	PRM3	I/O
AJ3	PBR1	PBT0	I/O	AL15	PRK0	PRL0	I/O-M3
AH4	PBR2	PBT1	1/0	AM14	PRK1	PRL1	1/0
AL3	See Note	PBT2	I/O	AH16	PRK2	PRL2	1/0
AH6	PBR3	PBT3	1/0	AN15	PRK3	PRL3	I/O
W7	Vss	Vss	Vss	AG15	Vss	Vss	Vss
AK4	DONE	DONE	DONE	AK16	PRJ0	PRK0	1/0
AC7	VDD	VDD	VDD	AM16	PRJ1	PRK1	1/0
AG11	Vss	Vss	Vss	AJ17	PRJ2	PRK2	1/0
AM2	RESET	RESET	RESET	AN17	PRJ3	PRK3	1/0
AJ5	PRGM	PRGM	PRGM	AG7	Vdd	VDD	VDD
AN1	PRR0	PRT0	I/O-M0	AL17	PRI0	PRJ0	1/0
AK6	See Note	PRT1	1/0	AK18	PRI1	PRJ1	1/0
AL5	PRR1	PRT2	1/0	AM18	PRI2	PRJ2	1/0
AJ7	PRR2	PRT3	1/0	AN19	PRI3	PRJ3	1/0
AG9	PRR3	PRS0	1/0	AG17	Vss	Vss	Vss
AM4	See Note	PRS1	1/0	AH18	PRH0	PRI0	I/O
AH8	See Note	PRS2	1/0	AM20	PRH1	PRI1	1/0
AN3	PRQ0	PRS3	1/0	AL19	PRH2	PRI2	1/0
AK8	PRQ1	PRR0	I/O	AN21	PRH3	PRI3	1/0
AL7	PRQ2	PRR1	1/Ö	AJ19	PRG0	PRH0	I/O-CS1
AJ9	See Note	PRR2	1/0	AN23	PRG1	PRH1	1/0
AM6	PRQ3	PRR3	1/0	AK20	PRG2	PRH2	1/0
AG13	Vss	Vss	Vss	AM22	PRG3	PRH3	1/0
AH10	PRP0	PRQ0		AG27	VDD	VDD	VDD
AN5	PRP1	PRQ1	1/0	AN25	PRF0	PRG0	I/O-CS0
4K10	PRP2	PRQ2	I/O	AL21	PRF1	PRG1	1/0
AL9	PRP3	PRQ3	1/0	AM24	PRF2	PRG2	1/0
AJ11	PRO0	PRP0	1/0	AH20	PRF3	PRG3	1/0
AM8	PRO1	PRP1	1/0	AL23	PRE0	PRF0	1/0
AH12	PRO2	PRP2	I/O	AJ21	PRE1	PRF1	1/0
AN7	PRO3	PRP3	I/O-M1	AN27	PRE2	PRF2	1/0
AL11	PRN0	PRO0	1/0	AK22	PRE3	PRF3	1/0
AK12	PRN1	PRO1	1/0	AG19	Vss	Vss	Vss
AM10	PRN2	PRO2	1/0	AM26	PRD0	PRE0	I/O-RD
AJ13	PRN3	PRO3	I/O	AH22	PRD1	PRE1	1/0
AN9	PRM0	PRN0	I/O	AL25	PRD2	PRE2	1/0
AH14	PRM1	PRN1	1/0	AJ23	PRD3	PRE3	1/0

Notes: The ATT2C12 does not have bond pads connected to 364-pin CPGA package pin numbers E27, B30, D26, C27, D8, E7, D6, C3, B2, G5, D2, H4, AF4, AL1, AG5, AL3, AK6, AM4, AH8, AJ9, AN31, AK26, AH26, AL29, AH30, AG29, AK32, AG31, F32, H30, C33, and G29. The J9 pin is used for package orientation only.

The ceramic PGA contains single large VoD and Vss planes to which all VoD and Vss bond pads are connected.

Table 22. ATT2C12 and ATT2C15 364-Pin CPGA Pinout (continued)

Pin	2C12 Pad	2C15 Pad	Function	Pin	2C12 Pad	2C15 Pad	Function
AN29	PRC0	PRD0	I/O	AA29	PTN1	PTO1	1/0
AK24	PRC1	PRD1	I/O	AC31	PTN0	PTO0	I/O
AM28	PRC2	PRD2	I/O	Y28	PTM3	PTN3	I/O
AH24	PRC3	PRD3	I/O	AD32	PTM2	PTN2	1/0
AG21	Vss	Vss	Vss	AA31	PTM1	PTN1	I/O-D6
AL27	PRB0	PRC0	I/O-WR	AE33	PTM0	PTN0	I/O
AJ25	PRB1	PRC1	1/0	AA27	Vdd	Vdd	Vdd
AN31	See Note	PRC2	I/O	AB32	PTL3	PTM3	1/0
AK26	See Note	PRC3	1/0	Y30	PTL2	PTM2	I/O
AM30	PRB2	PRB0	1/0	AC33	PTL1	PTM1	I/O
AH26	See Note	PRB1	1/0	W29	PTL0	PTM0	I/O-D5
AL29	See Note	PRB2	1/0	AA33	PTK3	PTL3	I/O
AG25	PRB3	PRB3	I/O	W31	PTK2	PTL2	I/O
AJ27	PRA0	PRA0	1/0	Y32	PTK1	PTL1	I/O
AL31	PRA1	PRA1	1/0	V28	PTK0	PTL0	I/O-D4
AK28	PRA2	PRA2	1/0	W33	PTJ3	РТКЗ	I/O
AK30	PRA3	PRA3	1/0	V30	PTJ2	PTK2	1/0
AG23	Vss	Vss	Vss	V32	PTJ1	PTK1	I/O
AH28	RD_CFGN	RD_CFGN	RD_CFGN	U31	PTJ0	PTK0	I/O-D3
AE27	VDD	VDD	VDD	U27	Vss	Vss	Vss
AC27	VDD	VDD	Vdd	U29	PT13	PTJ3	1/0
W27	Vss	Vss	Vss	U33	PTI2	PTJ2	1/0
AJ29	PTR3	PTT3	I/O	T30	PTI1	PTJ1	1/0
AM32	PTR2	PTT2	I/O	T32	PTI0	PTJ0	I/O-D2
AH30	See Note	PTT1	I/O	R33	PTH3	PTI3	I/O-D1
AN33	PTR1	PTT0	1/0	T28	PTH2	PTI2	1/0
AJ31	PTR0	PTS3	1/0	P32	PTH1	PTI1	1/0
AG29	See Note	PTS2	1/0	R31	PTH0	PTI0	1/0-D0/DIN
AK32	See Note	PTS1	1/0	N33	PTG3	PTH3	I/O
AF28	PTQ3	PTS0	I/O-RDY/RCLK	R29	PTG2	PTH2	1/0
AL33	PTQ2	PTR3	1/0	L33	PTG1	PTH1	1/0
AF30	PTQ1	PTR2	1/0	P30	PTG0	PTH0	I/O-DOUT
AG31	See Note	PTR1	1/0	N27	VDD	Vdd	VDD
AE29	PTQ0	PTR0	1/0	N31	PTF3	PTG3	I/O
AH32	PTP3	PTQ3	1/0	M32	PTF2	PTG2	I/O
AD28	PTP2	PTQ2	1/0	P28	PTF1	PTG1	I/O
AJ33	PTP1	PTQ1	I/O	J33	PTF0	PTG0	I/O
AD30	PTP0	PTQ0	1/0	N29	PTE3	PTF3	1/0
AE31	PTO3	PTP3	I/O-D7	K32	PTE2	PTF2	1/0
AC29	PTO2	PTP2	1/0	M30	PTE1	PTF1	1/0
AF32	PTO1	PTP1	I/O	L31	PTE0	PTF0	I/O-TDI
AB28	PTO0	PTP0	I/O	M28	PTD3	PTE3	1/0
AB30	PTN3	PTO3	1/Ö	G33	PTD2	PTE2	1/0
AG33	PTN2	PTO2	1/0	L29	PTD1	PTE1	I/O

Notes: The ATT2C12 does not have bond pads connected to 364-pin CPGA package pin numbers E27, B30, D26, C27, D8, E7, D6, C3, B2, G5, D2, H4, AF4, AL1, AG5, AL3, AK6, AM4, AH8, AJ9, AN31, AK26, AH26, AL29, AH30, AG29, AK32, AG31, F32, H30, C33, and G29. The J9 pin is used for package orientation only.

The ceramic PGA contains single large VDD and Vss planes to which all VDD and Vss bond pads are connected.

٠.

Pin Information (continued)

Table 22. ATT2C12 and ATT2C15 364-Pin CPGA Pinout (continued)

Pin	2C12 Pad	2C15 Pad	Function	Pin	2C12 Pad	2C15 Pad	Function
H32	PTD0	PTE0	1/0	C33	See Note	PTB2	1/0
K30	PTC3	PTD3	I/O	G29	See Note	PTB1	I/O
J31	PTC2	PTD2	1/0	D32	PTB0	PTB0	1/0
K28	PTC1	PTD1	1/0	E31	PTA3	PTA3	1/0
E33	PTC0	PTD0	I/O-TMS	F30	PTA2	PTA2	I/O
J29	PTB3	PTC3	I/O	C31	PTA1	PTA1	1/0
F32	See Note	PTC2	1/0	F28	PTA0	PTA0	I/O-TCK
H30	See Note	PTC1	I/O	R27	Vss	Vss	Vss
G31	PTB2	PTC0	1/0	D30	RD_DATA/TDO	RD_DATA/TDO	RD_DATA/TDO
H28	PTB1	PTB3	1/0	L27	VDD	VDD	VDD

Notes: The ATT2C12 does not have bond pads connected to 364-pin CPGA package pin numbers E27, B30, D26, C27, D8, E7, D6, C3, B2, G5, D2, H4, AF4, AL1, AG5, AL3, AK6, AM4, AH8, AJ9, AN31, AK26, AH26, AL29, AH30, AG29, AK32, AG31, F32, H30, C33, and G29. The J9 pin is used for package orientation only.

The ceramic PGA contains single large Voo and Vss planes to which all Voo and Vss bond pads are connected.

Table 23. ATT2C26 and ATT2C40 428-Pin CPGA Pinout

Pin	2C26 Pad	2C40 Pad	Function	Pin	2C26 Pad	2C40 Pad	Function
D34	Vss	Vss	Vss	B22	PLJ1	PLM1	I/Q
AL33	VDD	VDD	VDD	F20	PLJ0	PLM0	I/O
E33	Vss	Vss	Vss	C21	PLK3	PLN3	1/0
C33	PLA3	PLA3	1/0	D20	PLK2	PLN2	I/O
D32	PLA2	PLA0	1/0	A21	PLK1	PLN1	I/O
B32	PLA1	PLB3	1/0	G19	PLK0	PLN0	I/O-A6
E29	PLA0	PLBO	1/0	F32	Vss	Vss	Vss
F28	PLB3	PLC3	I/O-A0	B20	PLL3	PLO3	I/O
C31	PLB2	PLC2	I/O	F18	PLL2	PLO2	1/0
G27	PLB1	PLC1	1/0	C19	PLL1	PLO1	1/0
A31	PLB0	PLC0	1/0	E19	PLLO	PLO0	I/O-A7
H26	PLC3	PLD3	1/0	H18	VDD	VDD	VDD
D30	PLC2	PLD2	 _/O	Ē17	PLM3	PLP3	1/0
D28	PLC1	PLD1	1/0	A19	PLM2	PLP2	I/O
B30	PLC0	PLD0	1/0	D18	PLM1	PLP1	 I/O
F26	PLD3	PLE3	1/0	B18	PLM0	PLP0	I/O-A8
C29	PLD2	PLE2	1/0	G31	Vss	Vss	Vss
G25	PLD1	PLE1	1/0	D14	PLN3	PLQ3	I/O-A9
A29	PLD0	PLF3	1/0	A17	PLN2	PLQ2	I/O
E27	PLE3	PLG3	I/O	G17	PLN1	PLQ1	I/O
B28	PLE2	PLG2	1/0	C17	PLN0	PLQ0	I/O
H24	PLE1	PLG1	1/0	F16	PLO3	PLR3	I/O
C27	PLE0	PLH3	I/O-A1	B16	PLO2	PLR2	1/0
E25	PLF3	PLI3	1/0	E15	PLO1	PLR1	I/O
A27	PLF2	PLI2	1/0	D16	PLO0	PLR0	I/O-A10
G23	PLF1	PLI1	1/0	E13	PLP3	PLS3	1/0
D26	PLF0	PLI0	1/O-A2	A15	PLP2	PLS2	
F24	PLG3	PLJ3		F14	PLP1	PLS1	I/O
B26	PLG2	PLJ2	I/O	C15	PLP0	PLS0	I/O
D24	PLG1	PLJ1	I/O	H16	PLQ3	PLT3	I/O
C25	PLG0	PLJ0	I/O-A3	B14	PLQ2	PLT2	1/0
H22	VDD	VDD	VDD	G15	PLQ1	PLT1	1/0
A25	PLH3	PLK3	1/0	A13	PLQ0	PLT0	I/O-A11
E23	PLH2	PLK2	1/0	H14	VDD	VDD	VDD
B24	PLH1	PLK1	1/0	C13	PLR3	PLU3	I/O-A12
F22	PLH0	PLKO	1/0	D10	PLR2	PLU2	1/0
C23	PLI3	PLL3	1/0	B12	PLR1	PLU1	1/0
G21	PLI2	PLL2	I/O	E11	PLR0	PLU0	1/0
A23	PLI1	PLL1	1/0	D12	PLS3	PLV3	I/O
H20	PLIO	PLL0	I/O-A4	F12	PLS2	PLV2	I/O
D22	PLJ3	PLM3	I/O-A5	A11	PLS1	PLV1	I/O-A13
E21	PLJ2	PLM2	I/O	G13	PLS0	PLV0	I/O

Notes: The ceramic PGA contains single large VDD and Vss planes to which all VDD and Vss bond pads are connected.

Table 23. ATT2C26 and ATT2C40 428-Pin CPGA Pinout (continued)

Pin	2C26 Pad	2C40 Pad	Function	Pin	2C26 Pad	2C40 Pad	Function
C11	PLT3	PLW3	1/0	L3	PBE2	PLF2	1/0
E9	PLT2	PLW2	1/0	M6	PBE3	PBF3	1/0
B10	PLT1	PLX3	I/O	L1	PBF0	PBG0	1/0
H12	PLT0	PLY3	1/0	N7	PBF1	PBG3	1/0
A9	PLU3	PLY0	I/O-A14	M4	PBF2	PBH0	1/0
F10	PLU2	PLZ2	I/O	N5	PBF3	PBH3	1/0
C9	PLU1	PLZ1	1/0	M2	PBG0	PBI0	1/0
G11	PLU0	PLZ0	1/0	P6	PBG1	PBI3	1/0
B8	PLV3	PL13	I/O	N3	PBG2	PBJ0	1/0
E7	PLV2	PL12	I/O	P4	PBG3	PBJ3	1/0
D8	PLV1	PL11	I/O	P8	VDD	Vdd	Vdd
F8	PLV0	PL10	I/O	R7	PBH0	PBK0	1/0
A7	PLW3	PL23	I/O	N1	PBH1	PBK1	1/0
G9	PLW2	PL22	I/O	T8	PBH2	PBK2	1/0
C7	PLW1	PL21	1/0	P2	PBH3	PBK3	I/O
H10	PLW0	PL20	I/O	R5	PBIO	PBL0	1/0
D6	PLX3	PL30	1/0	R3	PBI1	PBL1	I/O
B6	PLX2	PL42		T6	PBI2	PBL2	1/0
F4	PLX1	PL41		R1	PBI3	PBL3	I/O
C5	PLX0	PL40	I/O-A15	T4	PBJ0	PBM0	I/O
H30	Vss	Vss	Vss	U7	PBJ1	PBM1	1/0
G5	CCLK	CCLK	CCLK	T2	PBJ2	PBM2	1/0
AM34	VDD	VDD	VDD	U5	PBJ3	PBM3	1/0
AN35	VDD	VDD	VDD	U3	PBK0	PBN0	I/O
D4	Vss	Vss	Vss	V4	PBK1	PBN1	1/0
H6	PBA0	PBA0	I/O-A16	U1	PBK2	PBN2	I/Ò
E3	PBA1	PBA1	1/0	_V6	PBK3	PBN3	1/0
J7	PBA2	PBB0		E5	Vss	Vss	Vss
F2	PBA3	PBB3		V2	PBL0	PBO0	1/0
G3	PBB0	PBC0		W5	PBL1	PBO1	I/O
J5	PBB1	PBC1	1/0	W3	PBL2	PBO2	1/0
G1	PBB2	PBC2		W7	PBL3	PBO3	I/O
K8	PBB3	PBC3		F6	Vss	Vss	Vss
H4	PBC0	PBD0		W1	PBM0	PBP0	I/O
K6	PBC1	PBD1		Y4	PBM1	PBP1	1/0
H2	PBC2	PBD2	1/0	Y2	PBM2	PBP2	I/O
K4	PBC3	PBD3	1/0	Y6	PBM3	PBP3	I/O
J3	PBD0	PBE0	I/O	G7	Vss	Vss	Vss
L7	PBD1	PBE1		AA1	PBN0	PBQ0	I/O
J1	PBD2	PBE2	1/0	Y8	PBN1	PBQ1	1/0
-M8	PBD3	PBE3	I/O-A17	AA3	PBN2	PBQ2	1/0
K2	PBE0	PBF0	I/O	AA5	PBN3	PBQ3	1/0
L5	PBE1	PBF1	I/O	AB2	PBO0	PBR0	I/O

Notes: The ceramic PGA contains single large VDD and Vss planes to which all VDD and Vss bond pads are connected.

L____

Table 23. ATT2C26 and ATT2C40 428-Pin CPGA Pinout (continued)

Pin	2C26 Pad	2C40 Pad	Function	Pin	2C26 Pad	2C40 Pad	Function
AA7	PBO1	PBR1	I/O	AR5	RESET	PBR3	RESET
AB4	PBO2	PBR2	I/O	AP6	PRGM	PRGM	PRGM
AB6	PBO3	PBR3	I/O	AT6	PRX0	PR40	I/O-M0
AC5	PBP0	PBS0	I/O-HDC	AN7	PRX1	PR41	1/0
AC1	PBP1	PBS1	I/O	AR7	PRX2	PR30	1/0
AD4	PBP2	PBS2	I/O	AM8	PRX3	PR33	170
AC3	PBP3	PBS3	1/0	AK32	VDD	VDD	Vdd
AD6	PBQ0	PBT0	io	AK10	PRW0	PR20	1/0
AD2	PBQ1	PBT1	1/0	AU7	PRW1	PR21	1/0
AC7	PBQ2	PBT2	I/O	AL9	PRW2	PR22	I/O
AE1	PBQ3	PBT3	I/O		PRW3	PR23	I/O
V8	VDD	VDD	VDD		PRV0	PR10	1/0
AE3	PBR0	PBU0	I/O-LDC	AT8	PRV1	PR11	1/0
AE5	PBR1	PBU3	I/O	AL11	PRV2	PR12	1/0
AF2	PBR2	PBV0	I/O	AR9	PRV3	PR13	I/O
AG5	PBR3	PBV3	I/O	AP4	Vss	Vss	Vss
AF4	PBS0	PBW0	I/O	AK12	PRU0	PRZ0	1/0
AF6	PBS1	PBX0	I/O	AU9	PRU1	PRZ1	1/0
AG1	PBS2	PBX2	1/0	AM10	PRU2	PRZ2	1/0
AD8	PBS3	PBX3	I/O	AT10	PRU3	PRY0	I/O
AG3	PBT0	PBY0	I/O-INIT	AP10	PRT0	PRX0	I/O
AE7	PBT1	PBY1	I/O	AR11	PRT1	PRX1	1/0
AH2	PBT2	PBY2	I/O	AL13	PRT2	PRX3	1/0
AH4	PBT3	PBY3	I/O	AU11	PRT3	PRW3	I/O-M1
AJ1	PBU0	PBZ0	1/0	AK14	PRS0	PRV0	1/0
AH6	PBU1	PBZ1	I/O	AP12	PRS1	PRV1	1/0
AJ3	PBU2	PBZ2	1/0	AM12	PRS2	PRV2	1/0
AF8	PBU3	PBZ3	1/0	AT12	PRS3	PRV3	1/0
AK2	PBV0	PB10	1/0	AN11	PRR0	PRU0	1/0
AG7	PBV1	PB11	1/0	AR13	PRR1	PRU1	1/0
AK4	PBV2	PB12	1/0	AN13	PRR2	PRU2	1/0
AJ5	PBV3	PB13	1/0	AU13	PRR3	PRU3	1/0
AL1	PBW0	PB20	1/0	AK16	VDD	VDD	VDD
AJ7	PBW1	PB21	1/0	AT14	PRQ0	PRT0	I/O-M2
AL3	PBW2	PB22	1/0	AL15	PRQ1	PRT1	<u> </u>
AH8	PBW3	PB23	1/0	AR15	PRQ2	PRT2	1/0
AK6	PBX0	PB30	1/0	AM14	PRQ3	PRT3	I/O
AM2	PBX1	PB33	1/0	AU15	PRP0	PRS0	1/0
AL5	PBX2	PB42	1/0	AP14	PRP1	PRS1	I/O
AN3	PBX3	PB43	I/O	AP16	PRP2	PRS2	
H8 AM4			Vss DONE	AN15	PRP3 PRO0	PRS3 PRR0	I/O-M3
AM4 AB8	DONE	DONE		AT16	PRO1	PRRU PRR1	I/O
ADQ	VDD	VDD	VDD	AM16			

Notes: The ceramic PGA contains single large VDD and Vss planes to which all VDD and Vss bond pads are connected.

Table 23. ATT2C26 and ATT2C40 428-Pin CPGA Pinout (continued)

Pin	2C26 Pad	2C40 Pad	Function	Pin	2C26 Pad	2C40 Pad	Function
AR17	PRO2	PRR2	1/0	AR27	PRE0	PRH0	I/O-RS
AL17	PRO3	PRR3	I/O	AL25	PRE1	PRG0	I/O
AU17	PRN0	PRQ0	I/O	AT28	PRE2	PRG2	1/0
AN17	PRN1	PRQ1	I/O	AP28	PRE3	PRF0	I/O
AT18	PRN2	PRQ2	I/O	AU29	PRD0	PRE0	1/0
AK18	PRN3	PRQ3	I/O	AM28	PRD1	PRE1	1/0
AN5	Vss	Vss	Vss	AR29	PRD2	PRE2	I/O
AR19	PRM0	PRP0	I/O	AK26	PRD3	PRE3	1/0
AM18	PRM1	PRP1	1/0	AL7	Vss	Vss	Vss
AN19	PRM2	PRP2	1/0	AT30	PRC0	PRD0	
AP18	PRM3	PRP3	1/0	AL27	PRC1	PRD1	I/O
AK20	VDD	VDD	VDD	AP30	PRC2	PRD2	I/O
AL19	PRL0	PRO0	I/O	AN29	PRC3	PRD3	I/O
AU19	PRL1	PRO1	I/O	AU31	PRB0	PRC0	I/O
AP20	PRL2	PRO2	1/0	AL29	PRB1	PRC1	1/0
AT20	PRL3	PRO3	I/Ö	AR31	PRB2	PRC2	1/0
AM6	Vss	Vss	Vss	AK28	PRB3	PRC3	1/0
AM20	PRK0	PRN0	1/0	AM30	PRA0	PRB0	1/0
AU21	PRK1	PRN1	1/0	AT32	PRA1	PRB3	I/O
AN21	PRK2	PRN2	1/0	AN31	PRA2	PRA0	1/0
AR21	PRK3	PRN3	 I/O	AR33	PRA3	PRA3	1/0
AL21	PRJ0	PRM0	1/0	AK8	Vss	Vss	Vss
AT22	PRJ1	PRM1	/O	AP32	RD_CFGN	RD_CFGN	RD_CFGN
AM22	PRJ2	PRM2	I/O	AJ31	VDD	Vdd	VDD
AP22	PRJ3	PRM3	I/O	AH30	VDD	VDD	VDD
AN23	PRIO	PRLO	1/O-CS1	AP34	Vss	Vss	Vss
AU23	PRI1	PRL1	1/0	AJ33	PTX3	PT43	I/O
AP24	PRI2	PRL2	1/0	AM36	PTX2	PT40	1/0
AR23	PRI3	PRL3	1/0	AH32	PTX1	PT31	1/0
AK22	PRH0	PRK0	/o	AL35	PTX0	PT30	1/0
AT24	PRH1	PRK1	1/0	AL37	PTW3	PT23	I/O
AL23	PRH2	PRK2	/O	AH34	PTW2	PT22	170
AU25	PRH3	PRK3	I/O	AK34	PTW1	PT21	1/0
AK24	VDD	VDD	VDD	AG31	PTW0	PT20	I/O-RDY/RCLK
AR25	PRG0	PRJ0	I/O- <u>CS0</u>	AK36	PTV3	PT13	1/0
AM24	PRG1	PRJ1	1/0	AF30	PTV2	PT12	I/O
AT26	PRG2	PRJ2	1/0	AJ35	PTV1	PT11	1/0
AN25	PRG3	PRJ3	I/O	AG33	PTV0	PT10	I/O
AP26	PRF0	PRI0	1/0	AJ37	PTU3	PTZ3	1/0
AN27	PRF1	PRI1	I/O	AF32	PTU2	PTZ2	1/0
AU27	PRF2	PRI2	I/O	AH36	PTU1	PTZ1	1/0
AM26	PRF3	PRI3	I/O	AE31	PTU0	PTZ0	1/0

Notes: The ceramic PGA contains single large Vop and Vss planes to which all Vop and Vss bond pads are connected.

÷

Pin Information (continued)

Table 23. ATT2C26 and ATT2C40 428-Pin CPGA Pinout (continued)

Pin	2C26 Pad	2C40 Pad	Function	Pin	2C26 Pad	2C40 Pad	Function
AG35	PTT3	PTY3	I/O-D7	T32	PTJ2	PTM2	1/0
AE33	PTT2	PTY2	1/0	T34	PTJ1	PTM1	1/0
AG37	PTT1	PTY1	1/0	N33	PTJ0	PTM0	I/O-D0/DIN
AD32	PTT0	PTY0	1/0	P32	PTI3	PTL3	1/0
AF34	PTS3	PTX3	1/0	R35	PTI2	PTL2	1/0
AD34	PTS2	PTX2	1/0	R31	PTI1	PTL1	I/O
AF36	PTS1	PTX1	1/0	P36	PTI0	PTL0	1/0
AC33	PTS0	PTW3	I/O	M32	PTH3	PTK3	1/0
AE35	PTR3	PTV3	1/0	N37	PTH2	PTK2	I/O
AC31	PTR2	PTV0	1/0	N31	PTH1	PTK1	1/0
AE37	PTR1	PTU3	1/O-D6	M36	PTH0	PTK0	I/O-DOUT
AB32	PTR0	PTU0		Y30	VDD	Vdd	VDD
AD30	VDD	VDD	VDD	N35	PTG3	PTJ3	I/O
AB30	PTQ3	PTT3	I/O	P30	PTG2	PTJ0	I/O
AD36	PTQ2	PTT2	I/O	L37	PTG1	PTI3	1/0
Y34	PTQ1	PTT1	I/O	L33	PTG0	PTI0	I/O
AC35	PTQ0	PTT0	1/0	M34	PTF3	PTH3	1/0
AA33	PTP3	PTS3	1/0	K34	PTF2	PTH0	1/0
AC37	PTP2	PTS2	1/0	L35	PTF1	PTG3	1/0
AA31	PTP1	PTS1	1/0	M30	PTF0	PTG0	I/O-TDI
AB34	PTP0	PTS0	I/O-D5	J37	PTE3	PTF3	1/0
AB36	PTO3	PTR3	1/0	L31	PTE2	PTF2	I/O
_V34	PTO2	PTR2	1/0	K36	PTE1	PTF1	I/O
AA35	PTO1	PTR1	1/0	K32	PTE0	PŤFO	I/O
Y32	PTO0	PTR0	I/O	H36	PTD3	PTE3	I/O
AA37	PTN3	VDD	1/0	J33	PTD2	PTE2	1/0
W33	PTN2	PTQ3	1/0	J35	PTD1	PTE1	I/O
Y36	PTN1	PTQ2	I/O	J31	PTD0	PTE0	I/O-TMS
U33	PTN0	PTQ1	I/O-D4	AL31	Vss	Vss	Vss
W35	РТМЗ	PTQ0	I/O	G37	PTC3	PTD3	1/0
W31	PTM2	PTP3	1/Ō	K30	PTC2	PTD2	I/O
W37	PTM1	PTP2	1/0	H34	PTC1	PTD1	1/0
V32	PTM0	PTP1	I/O-D3	H32	PTC0	PTD0	1/0
AN33	Vss	PTP0	Vss	G35	PTB3	PTC3	1/0
V36	PTL3	PTO3	1/0	G33	PTB2	PTC2	I/O
P34	PTL2	PTO2	1/0	F36	PTB1	PTC1	1/0
U37	PTL1	PTO1	1/0	E31	PTB0	PTC0	1/0
V30	PTLO	PTO0	I/O-D2	F30	PTA3	PTB3	I/O
AM32	Vss	PTN3	Vss	F34	PTA2	PTB0	1/O
T36	PTK3	PTN2	I/O-D1	G29	PTA1	PTA3	I/O
R33	PTK2	PTN1	1/0	E35	PTA0	PTA0	I/O-TCK
U35	PTK1	PTN0	I/O	AK30	Vss	Vss	Vss
U31	PTK0	PTM3	<u>I/O</u>	H28	RD_DATA/TDO	RD_DATA/TDO	RD_DATA/TDO
R37	PTJ3	PTM2	 I/O	T30	VDD	VDD	VDD

Notes: The ceramic PGA contains single large Vob and Vss planes to which all Vob and Vss bond pads are connected.

Package Thermal Characteristics

When silicon die junction temperature is below the recommended junction temperature of 125 °C, the temperature-activated failure mechanisms are minimized. There are four major factors that affect the thermal resistance value: silicon device size/paddle size, board mounting configuration (board density, multilayer nature of board), package type and size, and system airflow over the package. The values in the table below reflect the capability of the various package types to dissipate heat at given airflow rates. The numbers represent the delta °C/W between the ambient temperature and the device junction temperature.

To test package thermal characteristics, a single package containing a 0.269 in. sq. test IC of each configuration is mounted at the center of a printed-circuit board (PCB) measuring 8 in. x 13 in. x 0.062 in. The assembled PCB is mounted vertically in the center of the rectangular test section of a wind tunnel. The walls of the wind tunnel simulate adjacent boards in the electronic rack and can be adjusted to study the effects of PCB spacing. Forced air at room temperature is supplied by a pair of push-pull blowers which can be regulated to supply the desired air velocities. The air velocity is measured with a hot-wire anemometer at the center of the channel, 3 in. upstream from the package.

A typical test consists of regulating the wind tunnel blowers to obtain the desired air velocity and applying power to the test IC. The power to the IC is adjusted until the maximum junction temperature (as measured by its diodes) reaches 115 °C to 120 °C. The thermal resistance Θ_{JA} (°C/W) is computed by using the power supplied to the IC, junction temperature, ambient temperature, and air velocity:

$$\Theta JA = \frac{TJ - TA}{QC}$$

where:

TJ = peak temperature on the active surface of the IC

TA = ambient air temperature

Qc = IC power

The tests are repeated at several velocities from 0 fpm (feet per minute) to 1000 fpm.

The definition of the junction to case thermal resistance Ouc is:

$$\Theta JC = \frac{TJ - TC}{QC}$$

where:

Tc = temperature measured to the thermocouple at the top dead center of the package

The actual OJC measurement performed at AT&T, OJ – TDC, uses a different package mounting arrangement than the one defined for OJC in MIL-STD-883D and SEMI standards. Please contact AT&T for a diagram.

The maximum power dissipation for a package is calculated from the maximum allowed junction temperature (TJmax, 125 °C), the maximum ambient temperature (TAmax), and the junction to ambient thermal characteristic for the given package (Θ JA). The maximum power for the package is calculated as follows:

Max. Power (Watts) = $(125 \circ C - TAmax) \times (1/\Theta JA)$

In Table 24 and Table 25, a maximum power dissipation for each package is shown with TAmax = 70 °C for the commercial temperature range and the Θ_{JA} used is for 0 feet per minute of air flowing over the package. If your application does not correspond to these parameters, the maximum power dissipation should be recalculated using the formula above.

Once the power dissipated by the FPGA has been determined (see the Estimating Power Dissipation section), the maximum junction temperature of the FPGA can be found. This is needed to determine if speed derating of the device from the 85 °C junction temperature used in all of the delay tables is needed. Using the maximum ambient temperature, TAmax, and the power dissipated by the device, P, the maximum junction temperature is given by:

$$TJmax = TAmax + (P \bullet \Theta JA) \circ C$$

Table 24 and Table 25 list the thermal characteristics for all packages used with the ORCA 2C Series of FPGAs.

Package Thermal Characteristics (continued)

Deekage		ΘJA (° C/W)		Θις	Max Power	
Package -	0 fpm 200 fpm		400 fpm	(°C/W)	(70 °C0 fpm)	
84-Pin PLCC	40	35	32	9	1.38 W	
100-Pin TQFP	61	49	46	6	0.9 W	
144-Pin TQFP	52	39	36	4	1.05 W	
208-Pin SQFP	37	33	29	8	1.49 W	
208-Pin SQFP-PQ2	16	14	12	1.3	3.43 W	
240-Pin SQFP	35	31	28	7	1.57 W	
240-Pin SQFP-PQ2	15	12	10	1.3	3.66 W	
304-Pin SQFP	33	30	27	6	1.67 W	
304-Pin SQFP-PQ2	12	10	8	1.3	4.58 W	

Table 24. ORCA Plastic Package Thermal Characteristics

Table 25. ORCA Ceramic Package Thermal Characteristics

Package		ΘJA (°C/W))	Θις	Max Power	
Fachage	0 fpm	200 fpm	400 fpm	(°C/W)	(70 °C0 fpm)	
364-Pin CPGA	18	16	14	2.3	3.05 W	
428-Pin CPGA	18	16	14	2.3	3.05 W	

Package Coplanarity

The coplanarity of AT&T postmolded packages is 4 mils. The coplanarity of selected packages is scheduled to be reduced to 3.1 mils. All AT&T *ORCA* Series FPGA ceramic packages are through-hole mount.

Package Parasitics

The electrical performance of an IC package, such as signal quality and noise sensitivity, is directly affected by the package parasitics. Table 26 lists eight parasitics associated with the *ORCA* packages. These parasitics represent the contributions of all components of a package, which include the bond wires, all internal package routing, and the external leads.

Four inductances in nH are listed: Lw and LL, the selfinductance of the lead; and LMW and LML, the mutual inductance to the nearest neighbor lead. These parameters are important in determining ground bounce noise and inductive crosstalk noise. Three capacitances in pF are listed: CM, the mutual capacitance of the lead to the nearest neighbor lead; and C1 and C2, the total capacitance of the lead to all other leads (all other leads are assumed to be grounded). These parameters are important in determining capacitive crosstalk and the capacitive loading effect of the lead.

The parasitic values in Table 26 are for the circuit model of bond wire and package lead parasitics. If the mutual capacitance value is not used in the designer's model, then the value listed as mutual capacitance should be added to each of the C1 and C2 capacitors. The PGAs contain power and ground planes that will make the inductance value for power and ground leads the minimum value listed. The PGAs also have a significant range of parasitic values. This is due to the large variation in internal trace lengths and is also due to two signal metal layers that are separated from the ground plane by different distances. The upper signal layer is more inductive but less capacitive than the closer, lower signal layer. :

Package Parasitics (continued)

Table 26. Package Parasitics

Package Type	Lw	Mw	Rw	C 1	C2	См	LL	ML
84-Pin PLCC	3	1	160	1	1	0.5	7-11	36
100-Pin TQFP	3	1	160	0.7	0.7	0.94	3-4	1.52
144-Pin TQFP	3.5	1.5	175	1	1	0.6	4-6	2-2.5
208-Pin SQFP	4	2	200	1	1	1	7—10	46
208-Pin SQFP-PQ2	4	2	200	1	1	. 1	69	46
240-Pin SQFP	4	2	200	1	1	1	812	58
240-Pin SQFP-PQ2	4	2	200	1	1	1	7—11	47
304-Pin SQFP	5	2	220	1	1	1	12—18	7—12
304-Pin SQFP-PQ2	5	2	220	1	1	1	11-17	712
364-Pin CPGA	2	1	1000	1-2	12	0.5—1	2—11*	14
428-Pin CPGA	2	1	1000	12	12	0.6-1.2	2-11*	14

* Leads designated as ground (power) can be connected to the ground plane, reducing the trace inductance to the minimum value listed.



5-3862(C)

Figure 48. Package Parasitics

Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of this data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability. The AT&T ORCA Series FPGAs include circuitry designed to protect the chips from damaging substrate injection currents and prevent accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use to avoid exposure to excessive electrical stress.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-65	150	°C
Supply Voltage with Respect to Ground	VDD	0.5	7.0	V
Input Signal with Respect to Ground	—,	-0.5	VDD + 0.3	V
Signal Applied to High-impedance Output		-0.5	VDD + 0.3	V
Maximum Soldering Temperature	_		260	°C

Recommended Operating Conditions

Mode	Temperature Range (Ambient)	Supply Voltage
Commercial	0 °C to 70 °C	5 V ± 5%
Industrial	-40 °C to +85 °C	$5 \text{ V} \pm 10\%$

Note: The maximum recommended junction temperature, TJ, during operation is 125 °C.

Electrical Characteristics

Table 27. Electrical Characteristics

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C.

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Voltage:		Input configured as CMOS			
High	VIH		70% VDD	VDD + 0.3	V
Low	VIL		GND – 0.5	20% Vdd	V
Input Voltage:		Input configured as TTL			
High	VIH		2.0	VDD + 0.3	V
Low	VIL		-0.5	0.8	V
Output Voltage:					
High	Voн	VDD = Min, IOH = 6 mA or 3 mA	2.4		V
Low	VOL	VDD = Min, $IOL = 12 mA or 6 mA$	—	0.4	V
Input Leakage Current	IL	VDD = Max, VIN = VSS or VDD	-10	10	μA
Standby Current:	IDDSB	$T_A = 25 ^{\circ}C, VDD = 5.0 V,$			
ATT2C04		internal oscillator running, no	<u></u>	6.5	mΑ
ATT2C06	1	output loads, inputs at		7.0	mA
ATT2C08		VDD or GND	-	7.7	mA
ATT2C10			—	8.4	mA
ATT2C12				9.2	mA
ATT2C15				10.0	mA
ATT2C26			—	12.2	mΑ
ATT2C40			_	16.3	mA
Standby Current:	IDDSB	$TA = 25 ^{\circ}C, VDD = 5.0 V,$			
ATT2C04		internal oscillator stopped, no	—	1.5	mA
ATT2C06		output loads, inputs at	—	2.0	mA
ATT2C08		VDD or GND		2.7	mA
ATT2C10			—	3.4	mA
ATT2C12			—	4.2	mA
ATT2C15				5.0	mA
ATT2C26			—	7.2	mA
ATT2C40			_	11.3	mA
Data Retention Voltage	VDR	Ta = 25 °C	2.3	—	۷
Input Capacitance	CIN	$T_{A} = 25 \ ^{\circ}C, \ V_{DD} = 5.0 \ V$	—	10	pF
		Test frequency = 1 MHz			
Output Capacitance	COUT	TA = 25 °C, VDD = 5.0 V		10	pF
		Test frequency = 1 MHz			
DONE Pull-up Resistor	RDONE	_	100K		Ω
M3, M2, M1, and M0 Pull-up	Rм		100K	—	Ω
Resistors					:
I/O Pad Static Pull-up Current	IPU	VDD = 5.25 V, $VIN = VSS$, $TA = 0 °C$	14.4	50.9	μA
I/O Pad Static Pull-down Current	IPD	VDD = 5.25 V, $VIN = VDD$, $TA = 0 °C$	26	103	μA
I/O Pad Pull-up Resistor	RPU	VDD = 5.25 V, VIN = VSS, TA = 0 °C	100K		Ω
I/O Pad Pull-down Resistor	RPD	VDD = 5.25 V, VIN = VDD, TA = 0 °C	50K		Ω

i.

Timing Characteristics

Table 28. PFU Timing Characteristics

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C.

				Sp	eed			
Parameter	Symbol	-	·2	-	·3			Unit
		Min	Max	Min	Max	Min	Max	
Input Requirements		1	1		•	1		
Clock Low Time	TCL	3.2	<u> </u>	2.5	—			ns
Clock High Time	Тсн	3.2		2.5	—			ns
Global S/R Pulse Width (gsm)	Trw	2.8	—	2.5	-			ns
Local S/R Pulse Width	TPW	3.0		2.5	—			ns
Combinatorial Setup Times ($T_J = +125 ^{\circ}C$, VDD = Min): Four Input Variables to Clock (a[4:0], b[4:0] to ck) Five Input Variables to Clock (a[4:0], b[4:0] to ck) PFUMUX to Clock (a[4:0], b[4:0] to ck) PFUMUX to Clock (c0 to ck) PFUNAND to Clock (c0 to ck) PFUNAND to Clock (a[4:0], b[4:0] to ck) PFUXOR to Clock (a[4:0], b[4:0] to ck) PFUXOR to Clock (c0 to ck) Data In to Clock (wd[3:0] to ck) Clock Enable to Clock (ce to ck) Local Set/Reset (synchronous) (lsr to ck)	F4*_SET F5*_SET MUX_SET COMUX_SET ND_SET COND_SET XOR_SET COXOR_SET D*_SET CKEN_SET LSR_SET SELECT_SET	2.4 2.5 3.9 1.5 3.9 1.7 4.8 1.6 0.5 1.6 1.7 1.9		1.7 1.9 2.9 1.2 2.9 1.2 3.6 1.2 0.1 1.2 1.4 1.5				ns ns ns ns ns ns ns ns ns ns ns
Pad Direct In Combinatorial Hold Times (TJ = All, VDD = All): Data In (wd[3:0] from ck) Clock Enable (ce from ck) Local Set/Reset (synchronous) (Isr from ck) Data Select (sel from ck) Pad Direct In Hold (dia[3:0], dib[3:0] to ck)	PDIN_SET D*_HLD CKEN_HLD LSR_HLD SELECT_HLD PDIN_HLD	0.0 0.6 0.6 0.0 1.5		0.0 0.4 0.4 0.0 0.0 1.4	1 1 1 1 1			ns ns ns ns ns ns
All Others		0		0	—			ns
Output Characteristics Combinatorial Delays (TJ = +125 °C, VDD = Min):								
Four Input Variables (a[4:0], b[4:0] to o[4:0]) Five Input Variables (a[4:0], b[4:0] to o[4:0]) PFUMUX (a[4:0], b[4:0] to o[4:0]) PFUMUX (c0 to o[4:0]) PFUNAND (a[4:0], b[4:0] to o[4:0]) PFUNAND (c0 to o[4:0]) PFUXOR (a[4:0], b[4:0] to o[4:0]) PFUXOR (c0 to o[4:0])	F4*_DEL F5*_DEL MUX_DEL COMUX_DEL ND_DEL COND_DEL XOR_DEL COXOR_DEL		5.1 5.2 5.8 4.1 5.8 3.8 6.7 4.2		3.6 3.7 4.6 3.0 4.8 3.0 5.3 3.0			ns ns ns ns ns ns ns ns
Sequential Delays ($T_J = +125 \text{ °C}$, VDD = Min): Local S/R (async) to PFU Out (lsr to o[4:0]) Global S/R to PFU Out (gsrn to o[4:0]) Clock to PFU Out (ck to o[4:0]) — Register Clock to PFU Out (ck to o[4:0]) — Latch Transparent Latch (wd[3:0] to 0[4:0])	LSR_DEL GSR_DEL REG_DEL LTCH_DEL LTCH_DDEL		5.6 4.0 3.9 4.0 5.0		4.2 3.1 2.8 2.8 3.5			ns ns ns ns ns

Table 28. PFU Timing Characteristics (continued)

 $Commercial: VDD = 5.0 \text{ V} \pm 5\%, 0 \text{ °C} \leq TA \leq 70 \text{ °C}; \text{ Industrial: } VDD = 5.0 \text{ V} \pm 10\%, -40 \text{ °C} \leq TA \leq +85 \text{ °C}.$

		Speed						
Parameter	Symbol	-2		-3				Unit
		Min	Max	Min	Max	Min	Max	
Ripple Mode Characteristics								
Ripple Setup Times (TJ = +125 °C, VDD = Min):								
Operands to Clock (a[3:0], b[3:0] to ck)	RIP_SET	6.7	<u></u>	5.0	-			ns
Carry-In to Clock (cin to ck)	CIN_SET	4.0		3.2	-			ns
Add/Subtract to Clock (a4 to ck)	AS_SET	8.2	-	5.6				ns
Ripple Hold Times (TJ = All, VDD = All): All	Тн	0		0				ns
Ripple Delays (TJ = +125 °C, VDD = Min):								
Operands to Carry-Out (a[3:0], b[3:0] to cout)	RIP_CODEL	_	5.4	—	3.8			ns
Operands to Carry-Out (o4) (a[3:0], b[3:0] to o4)	RIP_04DEL		6.9		4.8			ns
Operands to PFU Out (a[3:0], b[3:0] to o[4:0])	RIP_DEL		9.3		6.8			ns
Carry-In to Carry-Out (cin to cout)	CIN_CODEL	_	1.9	—	1.6			ns
Carry-In to Carry-Out (o4) (cin to o4)	CIN_O4DEL	_	3.5	_	2.6	ĺ	1 1	ns
Carry-In to PFU Out (cin to o[4:0])	CIN_DEL	_	6.7	—	5.0			ns
Add/Subtract to Carry-Out (a4 to cout)	AS_CODEL	_	6.1		4.5			ns
Add/Subtract to Carry-Out (04) (a4 to 04)	AS_O4DEL	_	7.6	—	5.6			ns
Add/Subtract to PFU Out (a4 to o[4:0])	AS_DEL	—	10.8		7.6		[ns
Read/Write Memory Characteristics	···		.			·	II	
Read Operation (TJ = +125 °C, VDD = Min):								
Read Cycle Time	TRC	5.1	-	3.6	—			ns
Data Valid after Address (a[3:0], b[3:0] to o[4:0])	MEM*_ADEL	—	5.1	—	3.6			ns
Read Operation, Clocking Data into Latch/Flip-Flop								
(TJ = +125 °C, VDD = Min):								
Address to Clock Setup Time (a[3:0], b[3:0] to ck)	MEM*_ASET	2.4		1.8				ns
Clock to PFU Out (ck to o[4:0]) - Register	REG_DEL		3.9	_	2.8			ns
Write Operation (TJ = +125 °C, VDD = Min):								
Write Cycle Time	Twc	5.5	-	4.5	—			ns
Write Enable Pulse Width (a4/b4)	Tpw	3.0		2.5				ns
Setup Time (TJ = +125 °C, VDD = Min):					<u> </u>	— —		
Address to wren (a[3:0]/b[3:0] to a4/b4)	MEM*_AWRSET	0.1	-	0.1				ns
Data to wren (wd[3:0] to a4/b4)	MEM*_DWRSET	0.0		0.0	_			ns
Hold Time (TJ = All, VDD = All):			<u> </u>					
Address from wren (a[3:0]/b[3:0] to a4/b4)	MEM*_WRAHLD	2.4		1.7	_			ns
Data from wren (wd[3:0] to a4/b4)	MEM*_WRDHLD			2.0	<u> </u>			ns

Table 28. PFU Timing Characteristics (continued)

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C.

Parameter	Symbol	-2		2 -				Unit
		Min	Max	Min	Max	Min	Max	
Read During Write Operation (TJ = +125 °C, VDD = N	/in)							
Write Enable to PFU Output Delay (a4/b4 to o[4:0])	MEM*_WRDEL	—	8.1		5.7			ns
Data to PFU Output Delay (wd[3:0] to o[4:0])	MEM*_DDEL	<u> </u>	6.1		4.4		· -	ns
Read During Write, Clocking Data into Latch/Flip-F	Іор					-	·	
Setup Time (TJ = +125 °C, VDD = Min): Write Enable to Clock (a4/b4 to ck) Data (wd[3:0] to ck)	MEM*_WRSET MEM*_DSET	5.4 3.5	_	4.4 2.6		_		ns ns
Hold Time (TJ = All, VDD = All): All	Тн	0		0				ns
Clock to PFU Out (ck to o[4:0]) — Register	REG_DEL		3.9	-	2.8			ns



Figure 49. Read Operation—Flip-Flop Bypass



Figure 50. Read Operation—LUT Memory Loading Flip-Flops



Figure 51. Write Operation

5-3226(F)

5-3227(F)



Figure 53. Read During Write—Clocking Data into Flip-Flop

Table 29. PLC BIDI and Direct Routing Timing Characteristics

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C.

		Speed						•		
Parameter	Symbol -2		-3				Unit			
· · ·		Min	Max	Min	Max	Min	Max			
PLC 3-Statable BIDIs (TJ = +125 °C, VDD = Min)										
BIDI Propagation Delay	TRI_DEL	_	1.2		1.0			ns		
BIDI 3-State Enable/Disable Delay	TRIEN_DEL	—	1.7	Í	1.3			ns		
Direct Routing (TJ = +125 °C, VDD	= Min)									
PFU to PFU Delay (xSW)	DIR_DEL		1.4	1	1.1			ns		
PFU Feedback (xSW)	FDBK_DEL		1.0		0.8			ns		

Table 30. Clock Delay

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C.

		Speed						
$Device$ $(T_{1} = 1125 \circ C \text{Vpp} = \text{Min})$	Symbol	-	-2 -3				Unit	
(TJ = +125 °C, VDD = Min)		Min	Max	Min	Max	Min	Max	
ATT2C04	CLK_DEL		5.5	_	4.4			
ATT2C06	CLK_DEL	_	5.6		4.5			ns
ATT2C08	CLK_DEL		5.8		4.6			ns
ATT2C10	CLK_DEL	-	5.9		4.7			ns
ATT2C12	CLK_DEL	—	6.1		4.9			ns
ATT2C15	CLK_DEL	—	6.2		5.0			ns
ATT2C26	CLK_DEL	—	6.4	_	5.2		•	ns
ATT2C40	CLK_DEL	—	6.9		5.8			ns

Note: This clock delay is for a fully routed clock tree that uses the primary clock network. It includes both the input buffer delay and the clock routing to the PFU CLK input. The delay will be reduced if any of the clock branches are not used.

Table 31. Programmable I/O Cell Timing Characteristics

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C; CL = 50 pF.

		Speed						
Parameter	Symbol		-2		-3			Unit
		Min	Max	Min	Max	Min	Max	
Inputs (T _J = $+125 \circ C$, VDD = Min)	-							
Input Rise Time	TR	_	500	-	500			ns
Input Fall Time	ΤF	_	500		500			ns
Pad to In Delay	FASTIN_G_DEL	_	3.1	-	2.3			ns
Pad to TRIDI Delay	FASTIN_L_DEL	-	2.7	_	1.9			ns
Pad to In Delay (delay mode)	DLYIN_G_DEL		7.8		6.2			ns
Pad to TRIDI Delay (delay mode)	DLYIN_L_DEL	_	2.5		1.9			ns
Pad to Nearest PFU Latch Output	CHIP_LATCH	_	6.8	—	5.1			ns
Setup Time: Pad to Nearest PFU ck Pad to Nearest PFU ck (delay mode) [*]	CHIP_SET DLY_CHIP_SET	2.8 8.7	-	2.1 6.8				ns ns
Outputs (TJ = +125 °C, VDD = Min)								
PFU ck to Pad Delay (dout[3:0] to pad): Fast Slewlim Sinklim	DOUT_DEL(F) DOUT_DEL(SL) DOUT_DEL(SI)		7.6 9.3 12.4		5.7 6.9 8.9			ns ns ns
Output to Pad Delay (out[3:0] to pad): Fast Slewlim Sinklim	OUT_DEL(F) OUT_DEL(SL) OUT_DEL(SI)	-	5.0 6.7 9.8	-	4.0 5.2 7.2			ns ns ns
3-state Enable Delay (ts[3:0] to pad): Fast Slewlim Sinklim	TS_DEL(F) TS_DEL(SL) TS_DEL(SI)		5.8 7.5 10.6		4.7 5.9 7.9			ns ns ns

 If the input buffer is placed in delay mode, the chip hold time to the nearest PFU latch is guaranteed to be 0 if the clock is routed using the primary clock network; (TJ = All, VDD = All).

Note: The delays for all input buffers assume an input rise/fall time of ≤1 V/ns.

Table 32. General Configuration Mode Timing Characteristics

 $Commercial: VDD = 5.0 \text{ V} \pm 5\%, 0 \text{ °C} \leq TA \leq 70 \text{ °C}; \text{ Industrial: } VDD = 5.0 \text{ V} \pm 10\%, -40 \text{ °C} \leq TA \leq +85 \text{ °C}; \text{ CL} = 50 \text{ pF}.$

Parameter	Symbol	Min	Max	Unit
All Configuration Modes		·		
M[3:0] Setup Time to INIT High	TSMODE	50.0	-	ns
M[3:0] Hold Time from INIT High	THMODE	600.0	_	ns
RESET Pulse Width Low	TRW	50.0		ns
PRGM Pulse Width Low	TPGW	50.0		ns
Master and Asynchronous Peripheral Modes		1	·	
Power-on Reset Delay	Тро	16.24	43.80	ms
CCLK Period (M3 = 0)	TCCLK	62.00	167.00	ns
(M3 = 1)		496.00	1336.00	ns
Configuration Latency (noncompressed)	TCL			
ATT2C04 (M3 = 0)		4.05	10.90*	ms
(M3 = 1)		32.38	.87.21*	ms
ATT2C06 (M3 = 0)		5.63	15.18*	ms
(M3 = 1)		45.08	121.42*	ms
ATT2C08 (M3 = 0)		7.16	19.28*	ms
(M3 = 1)		57.27	154.25*	ms
ATT2C10 (M3 = 0)		9.23	24.85*	ms
(M3 = 1)		73.80	198.80*	ms
ATT2C12 (M3 = 0)		11.14	30.01*	ms
(M3 = 1)		89.14	240.10*	ms
ATT2C15 (M3 = 0)		13.69	36.87*	ms
(M3 = 1)		109.52	294.99*	ms
ATT2C26 (M3 = 0)		19.03	51.25*	ms
(M3 = 1)		152.28	409.99*	ms
ATT2C40 (M3 = 0)		29.39	79.16*	ms
(M3 = 1)		235.12	633.31*	ms
Slave Serial and Synchronous Peripheral Mode				
Power-on Reset Delay	Тро	4.06	10.95	ms
CCLK Period	TCCLK	100.00		ns
Configuration Latency (noncompressed):	TCL			
ATT2C04		6.53		ms
ATT2C06		9.09		ms
ATT2C08		11.55	_	ms
ATT2C10		14.88	—	ms
ATT2C12		17.97		ms
ATT2C15		22.08	—	ms
ATT2C26		30.69	—	ms
ATT2C40		47.40	—	ms

* Not applicable to asynchronous peripheral mode.

Table 32. General Configuration Mode Timing Characteristics (continued)

Commercial: $VDD = 5.0 V \pm 5\%$, 0 °C \leq TA \leq 70 °C; Industrial: $VDD = 5.0 V \pm 10\%$, -40 °C \leq TA \leq +85 °C; CL = 50 pF.

Parameter	Symbol	Min	Max	Unit					
Slave Parallel Mode									
Power-on Reset Delay	TPO	4.06	10.95	ms					
CCLK Period	TCCLK	100.00		ns					
Configuration Latency (noncompressed):	TCL								
ATT2C04		0.82	_	ms					
ATT2C06		1.14		ms					
ATT2C08		1.44	_	ms					
ATT2C10		1.86	—	ms					
ATT2C12		2.25	_	ms					
ATT2C15		2.76		ms					
ATT2C26		3.84	-	ms					
ATT2C40		5.93	—	ms					
INIT Timing									
INIT High to CCLK Delay	TINIT_CCLK								
Slave Parallel		1.00	<u> </u>	μs					
Slave Serial		1.00	—	μs					
Synchronous Peripheral		1.00	—	μs					
Master Serial									
M3 = 1		1.00	2.90	μs					
M3 = 0		0.50	0.70	μs					
Master Parallel									
M3 = 1		4.90	13.60	μs					
M3 = 0		1.00	2.90	μs					
Initialization Latency (PRGM high to INIT high)	TIL			<u> </u>					
ATT2C04		59.51	162.33	. μs					
ATT2C06		70.43	191.72	μs					
ATT2C08		81.34	221.11	μs					
ATT2C10		92.25	250.51	μs					
ATT2C12		103.16	279.90	μs					
ATT2C15		114.07	309.29	μs					
ATT2C26		135.90	368.07	μs					
ATT2C40		170.87	462.26	μs					
INIT High to WR, Asynchronous Peripheral	TINIT_WR	1.50		μs					

Note: TPO is triggered when VDD reaches between 3.0 V to 4.0 V.





Figure 54. General Configuration Mode Timing Diagram

Table 33. Master Serial Configuration Mode Timing Characteristics

 $Commercial: VDD = 5.0 \text{ V} \pm 5\%, 0 \text{ °C} \leq TA \leq 70 \text{ °C}; \text{ Industrial: VDD} = 5.0 \text{ V} \pm 10\%, -40 \text{ °C} \leq TA \leq +85 \text{ °C}; \text{ CL} = 50 \text{ pF}.$

Parameter	Symbol	Min	Nom	Max	Unit
DIN Setup Time	Ts	60.0	_		ns
DIN Hold Time	Тн	0	—		ns
CCLK Frequency (M3 = 0)	FC	6.0	10.0	16.0	MHz
CCLK Frequency (M3 = 1)	FC	0.75	1.25	. 2.0	MHz
CCLK to DOUT Delay	TD		—	30	ns

Note: Serial configuration data is transmitted out on DOUT on the falling edge of CCLK after it is input DIN.





Table 34. Master Parallel Configuration Mode Timing Characteristics

Commercial: $VDD = 5.0 V \pm 5\%$, 0 °C \leq TA \leq 70 °C; Industrial: $VDD = 5.0 V \pm 10\%$, -40 °C \leq TA \leq +85 °C; CL = 50 pF.

Parameter	Symbol	Min	Max	Unit
RCLK to Address Valid	TAV	0	200	ns
D[7:0] Setup Time to RCLK High	Ts	60	— ·	ns
D[7:0] Hold Time to RCLK High	Тн	0	—	ns
RCLK Low Time (M3 = 0)	TCL	434	1169	ns
RCLK High Time (M3 = 0)	Тсн	62	167	ns
RCLK Low Time (M3 = 1)	TCL	3472	9352	ns
RCLK High Time (M3 = 1)	Тсн	496	1336	ns
CCLK to DOUT	TD		30	ns

Notes: The RCLK period consists of seven CCLKs for RCLK low and one CCLK for RCLK high. Serial data is transmitted out on DOUT 1.5 CCLK cycles after the byte is input D[7:0].



Figure 56. Master Parallel Configuration Mode Timing Diagram

Table 35. Asynchronous Peripheral Configuration Mode Timing Characteristics

Commercial: $VDD = 5.0 V \pm 5\%$, 0 °C \leq TA \leq 70 °C; Industrial: $VDD = 5.0 V \pm 10\%$, -40 °C \leq TA \leq +85 °C; CL = 50 pF.

Parameter	Symbol	Min	Max	Unit
WR, CSO, and CS1 Pulse Width	TWR	100		ns
D[7:0] Setup Time	Ts	20	-	ns
D[7:0] Hold Time	Тн	0		ns
RDY/BUSY Delay	TRDY	<u> </u>	60	ns
RDY/BUSY Low	Тв	2	9	CCLK Periods
Earliest WR After End of BUSY	TWR2	0		ns
CCLK to DOUT	TD		30	ns

Note: Serial data is transmitted out on DOUT on the falling edge of CCLK after the byte is input D[7:0].



f.40/f.45(M)


Table 36. Synchronous Peripheral Configuration Mode Timing Characteristics

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C; CL \approx 50 pF.

Parameter	Symbol	Min	Max	Unit	
D[7:0] Setup Time	Ts	20	_	ns	
D[7:0] Hold Time	Тн	0	_	ns	
CCLK High Time	Тсн	50	_	ns	
CCLK Low Time	TCL	50		ns	
CCLK Frequency	FC		10	MHz	
CCLK to DOUT	TD		30	ns	

Note: Serial data is transmitted out on DOUT 1.5 clock cycles after the byte is input D[7:0].





Table 37. Slave Serial Configuration Mode Timing Characteristics

Commercial: VDD = $5.0 \pm 5\%$, 0 °C \leq TA \leq 70 °C; Industrial: VDD = $5.0 \text{ V} \pm 10\%$, -40 °C \leq TA \leq +85 °C; CL = 50 pF.

Parameter	Symbol	Min	Max	Unit	
DIN Setup Time	Ts	20	—	ns	
DIN Hold Time	Тн	0	—	ns	
CCLK High Time	Тсн	50		ns	
CCLK Low Time	TCL	50		ns	
CCLK Frequency	FC		10	MHz	
CCLK to DOUT	TD		30	ns	

Note: Serial configuration data is transmitted out on DOUT on the falling edge of CCLK after it is input on DIN.



1.42/1.47(M)

Figure 59. Slave Serial Configuration Mode Timing Diagram

Table 38. Slave Parallel Configuration Mode Timing Characteristics

Commercial: VDD = 5.0 V \pm 5%, 0 °C \leq TA \leq 70 °C; Industrial: VDD = 5.0 V \pm 10%, -40 °C \leq TA \leq +85 °C.

Parameter	Symbol	Min	Max	Unit
CS0, CS1, WR Setup Time	TS1	60	_	ns
CS0, CS1, WR Hold Time	TH1	20		ns
D[7:0] Setup Time	Ts2	20	—	ns
D[7:0] Hold Time	TH2	0	_	ns
CCLK High Time	Тсн	50		ns
CCLK Low Time	TCL	50		ns
CCLK Frequency	Fc		10	MHz

Note: Daisy chaining of FPGAs is not supported in this mode.



Figure 60. Slave Parallel Configuration Mode Timing Diagram

5-2848(M)

Table 39. Readback Timing Characteristics

Commercial: $VDD = 5.0 V \pm 5\%$, 0 °C \leq TA \leq 70 °C; Industrial: $VDD = 5.0 V \pm 10\%$, -40 °C \leq TA \leq +85 °C; CL = 50 pF.

Parameter	Symbol	Min	Max	Unit	
RD_CFGN to CCLK Setup Time	Ts	50		ns	
RD_CFGN High Width to Abort Readback	TRBA	2	-	CCLK	
CCLK Low Time	TCL	50		ns	
CCLK High Time	Тсн	50		ns	
CCLK Frequency	FC		10*	MHz	
CCLK to RD_DATA Delay	TD	_	50	ns	

* The maximum readback CCLK frequency for the ATT2C40 is 8 MHz.



Figure 61. Readback Timing Diagram

Table 40. Boundary-Scan Timing Characteristics

Commercial: VDD = $5.0 \text{ V} \pm 5\%$, $0 \text{ °C} \le \text{TA} \le 70 \text{ °C}$; Industrial: VDD = $5.0 \text{ V} \pm 10\%$, $-40 \text{ °C} \le \text{TA} \le +85 \text{ °C}$; CL = 50 pF.

Parameter	Symbol	Min	Max	Unit
TDI/TMS to TCK Setup Time	Ts	25		ns
TDI/TMS Hold Time from TCK	Тн	0		ns
TCK Low Time	TCL	50		ns
TCK High Time	Тсн	50	—	ns
TCK to TDO Delay	TD	—	20	ns
TCK Frequency	Ттск	_	10	MHz.



Figure 62. Boundary-Scan Timing Diagram

BSTD(C)

ċ

Measurement Conditions



A. Load Used to Measure Propagation Delay











5-3233.a(F)







Трнн

5-3235(F)

.

•

:

IOL.

юн

T = 125 ℃ VDD = 4.5 V

3

Output Voltage Vo (Volts)

Output Buffer Characteristics







2

50L

40

30

20

10

0

ō

Output Current 1 1o1 (mA)



3

Output Voltage Vo (Volts)

2

٨







AT&T Microelectronics

25

0

Outline Diagrams

Terms and Definitions

Basic Size:	The basic size of a dimension is the size from which the limits for that dimension are derived by the application of the allowance and the tolerance.
Design Size:	The design size of a dimension is the actual size of the design, including an allowance for fit and tolerance.
Typical (TYP):	When specified after a dimension, indicates the repeated design size if a tolerance is speci- fied or repeated basic size if a tolerance is not specified.
Reference (REF):	The reference dimension is an untoleranced dimension used for informational purposes only. It is a repeated dimension or one that can be derived from other values in the drawing.
Minimum (MIN) or Maximum (MAX):	Indicates the minimum or maximum allowable size of a dimension.

84-Pin PLCC

Controlling dimensions are in inches.



100-Pin TQFP



144-Pin TQFP



208-Pin SQFP



÷

Outline Diagrams (continued)

208-Pin SQFP-PQ2 (Chip-Up Orientation)

Controlling dimensions are in millimeters.



DETAIL A

5-3828(C)

· ·

208-Pin SQFP-PQ2 (Chip-Down Orientation)

Controlling dimensions are in millimeters.



5-3828(C)PQ2.1

240-Pin SQFP



240-Pin SQFP-PQ2 (Chip-Up Orientation)



240-Pin SQFP-PQ2 (Chip-Down Orientation)

Controlling dimensions are in millimeters.



5-3825(C)PQ2.1

304-Pin SQFP

Controlling dimensions are in millimeters.



5-3307(C)

304-Pin SQFP-PQ2 (Chip-Up Orientation)

Controlling dimensions are in millimeters.



DETAIL A

5-3827(C)

304-Pin SQFP-PQ2 (Chip-Down Orientation)

Controlling dimensions are in millimeters.



5-3827(C)PQ2.1

364-Pin CPGA

÷

Controlling dimensions are in millimeters.



5-3318(C)

428-Pin CPGA

Controlling dimensions are in millimeters.



5-3826(C)

Ordering Information

Example:

DEVICE TYPE ______ SPEED GRADE -

L_____ TEMPERATURE RANGE
 NUMBER OF PINS
 PACKAGE TYPE

ATT2C12, -3 Speed Grade, 240-pin Shrink Quad Flat Pack, Commercial Temperature.

ATT2C12-3S 240

Table 41. FPGA Temperature Options

Symbol	Description	Temperature
(Blank)	Commercial	0 °C to 70 °C
	Industrial	-40 °C to +85 °C

Table 42. FPGA Package Options

Symbol	Description
M	Plastic Leaded Chip Carrier
R	Ceramic Pin Grid Array
S	Shrink Quad Flat Pack
Т	Thin Quad Flat Pack
PS	Power Quad Shrink Flat Pack

Table 43. ORCA 2C Series Package Matrix

Packages	84-Pin PLCC	100-Pin TQFP	144-Pin TQFP	208-Pin EIAJ SQFP/ SQFP-PQ2	240-Pin EIAJ SQFP/ SQFP-PQ2	304-Pin EIAJ SQFP/ SQFP-PQ2	364-Pin Ceramic PGA	428-Pin Ceramic PGA
Devices	M 84	T100	T144	S208/ PS208	S240/ PS240	S304/ PS304	R364	R428
ATT2C04	CI	CI	CI	CI	_	_	_	_
ATT2C06	CI	CI	CI	CI	CI		_	
ATT2C08	CI	-	_	CI	CI	CI		_
ATT2C10	CI		_	CI	CI	TBD	_	
ATT2C12	-		-	CI	CI	Cl	CI	
ATT2C15	_	-		CI	CI	CI	Cl	
ATT2C26				CI	CI	CI	_	CI
ATT2C40	_	-	-	CI	CI	CI	*****	CI

Key: C = commercial, I = industrial, TBD = to be determined.

Note: The package options with the SQFP/SQFP-PQ2 designation in the table above use the SQFP package for all densities up to and including the ATT2C15, while the ATT2C26 uses the SQFP-PQ2 package (chip-up orientation), and the ATT2C40 uses the SQFP-PQ2 package (chip-down orientation).

Notes

AT&T Microelectronics

,

131

For additional information, contact your AT&T Account Manager or the following:

U.S.A.: AT&T Microelectronics, 555 Union Boulevard, Room 21Q-133BA, Allentown, PA 18103
1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)
ASIA PACIFIC: AT&T Microelectronics Asia/Pacific, 14 Science Park Drive, #03-02A/04 The Maxwell, Singapore 0511
Tel. (65) 778-8833, FAX (65) 777-7495
JAPAN: AT&T Microelectronics, AT&T Japan Ltd., 7-18, Higashi-Gotanda 2-chorne, Shinagawa-ku, Tokyo 141, Japan
Tel. (81) 3-5421-1600, FAX (81) 3-5421-1700

For data requests in Europe:

AT&T DATALINE: Tel. (44) 1734 324 299, FAX (44) 1734 328 148

For technical inquiries in Europe:

CENTRAL EUROPE: (49) 89 95086 0 (Munich), NORTHERN EUROPE: (44) 1344 487 111 (Bracknell UK), FRANCE: (33) 1 47 67 47 67 (Paris), SOUTHERN EUROPE: (39) 2 6601 1800 (Milan) or (34) 1 807 1700 (Madrid)

For FPGA technical applications support, please call 1-800-327-9374. Outside the U.S.A., please call (610) 712-4331.

AT&T reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information. ORCA is a trademark of AT&T.

Copyright © 1995 AT&T All Rights Reserved Printed in U.S.A. April 1995 DS95-031FPGA (Replaces DS94-132FPGA)



