



GoldStar
GOLDSTAR ELECTRON CO., LTD.

GM71C4400B/BL

1,048,576 WORDS×4 BIT
CMOS DYNAMIC RAM

Description

The GM71C4400B/BL is the new generation dynamic RAM organized 1,048,576×4 Bit. GM71C4400B/BL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C4400B/BL offers Fast Page Mode as a high speed access Mode. Multiplexed address inputs permit the GM71C4400B/BL to be packaged in a standard 300 mil 20 pin plastic SOJ, standard 400 mil 20 pin plastic ZIP, and standard 300 mil 20 pin plastic TSOP II. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V ± 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

Features


- 1,048,576×4 Bit Organization
- Fast Page Mode Capability
- Single Power Supply
- Fast Access Time & Cycle Time

(Unit: ns)

	t _{TRAC}	t _{CAC}	t _{RC}	t _{PC}
GM71C4400B/BL-60	60	15	110	40
GM71C4400B/BL-70	70	20	130	45
GM71C4400B/BL-80	80	20	150	50

- Low Power
Active: 605/550/495 mW (MAX)
Standby: 5.5mW (CMOS level: MAX)
1.1mW (L-series)
- $\overline{\text{RAS}}$ Only Refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh, Hidden Refresh Capability
- All inputs and outputs TTL Compatible
- 1024 Refresh Cycles/16ms
- 1024 Refresh Cycles/128ms (L-series)
- Battery Back Up Operation (L-series)

Pin Configuration



Pin Description

Pin	Function	Pin	Function
A0 ~ A9	Address Input	$\overline{WE}$	Read/Write Enable
A0 ~ A9	Refresh Address Inputs	$\overline{OE}$	Output Enable
I/O1-I/O4	Data-in/Data-out	V _{CC}	Power (+5V)
$\overline{RAS}$	Row Address Strobe	V _{SS}	Ground
$\overline{CAS}$	Column Address Strobe		

Ordering Information

Type No.	Access Time	PKG
GM71C4400BJ/BLJ-60 GM71C4400BJ/BLJ-70 GM71C4400BJ/BLJ-80	60ns 70ns 80ns	300 Mil 20 (26) Pin Plastic SOJ
GM71C4400BZ/BLZ-60 GM71C4400BZ/BLZ-70 GM71C4400BZ/BLZ-80	60ns 70ns 80ns	400 Mil 20 Pin Plastic ZIP
GM71C4400BT/BLT-60 GM71C4400BT/BLT-70 GM71C4400BT/BLT-80	60ns 70ns 80ns	300 Mil 20 (26) Pin Plastic TSOP II (Normal Type)
GM71C4400BR/BLR-60 GM71C4400BR/BLR-70 GM71C4400BR/BLR-80	60ns 70ns 80ns	300 Mil 20 (26) Pin Plastic TSOP II (Reverse Type)

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature under Bias	0 ~ 70	°C
T _{STG}	Storage Temperature (Plastic)	-55 ~ 125	°C
V _{IN} /V _{OUT}	Voltage on any Pin Relative to V _{SS}	-1.0 ~ 7.0	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-1.0 ~ 7.0	V
I _{OUT}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	1.0	W

*Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended Operating Condition (T_A = 0°C ~ 70°C)

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	—	6.5	V
V _{IL}	Input Low Voltage (I/O Pin)	-1.0	—	0.8	V
V _{IL}	Input Low Voltage (Other)	-2.0	—	0.8	V

DC Electrical Characteristics: ($V_{CC}=5V \pm 10\%$, $T_A=0 \sim 70^\circ\text{C}$)

Symbol	Parameter		Min	Max	Unit	Note
V _{OH}	Output Level Output "H" Level Voltage (I _{OUT} = -5mA)		2.4	V _{CC}	V	
V _{OL}	Output Level Output "L" Level Voltage (I _{OUT} = 4.2mA)		0	0.4	V	
I _{CC1}	Operating Current Average Power Supply Operating Current ($\overline{RAS}$, $\overline{CAS}$ Cycling: t _{RC} = t _{RC min})	60ns	—	110	mA	1,2
		70ns	—	100		
		80ns	—	90		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current ($\overline{RAS}$, $\overline{CAS}$ = V _{IH} , D _{OUT} = High-Z)		—	2	mA	
I _{CC3}	$\overline{RAS}$ -Only Refresh Current Average Power Supply Current $\overline{RAS}$ Only Refresh Mode ($\overline{RAS}$ Cycling, $\overline{CAS}$ = V _{IH} , t _{RC} = t _{RC min})	60ns	—	110	mA	2
		70ns	—	100		
		80ns	—	90		
I _{CC4}	Fast Page Mode Current Average Power Supply Current Fast Page Mode ($\overline{RAS}$ = V _{IL} , $\overline{CAS}$, Address Cycling: t _{PC} = t _{PC min})	60ns	—	110	mA	1,3
		70ns	—	100		
		80ns	—	90		
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current ($\overline{RAS}$, $\overline{CAS}$ = V _{IH} , $\overline{WE}$, $\overline{OE}$, Address, D _{IN} = V _{IH} or V _{IL} , D _{OUT} = High-Z)	—	1	mA		4,5
		—	200	μA		
I _{CC6}	$\overline{CAS}$ -before- $\overline{RAS}$ Refresh Current (t _{RC} = t _{RC min})	60ns	—	110	mA	
		70ns	—	100		
		80ns	—	90		
I _{CC7}	Battery Back Up Current (Standby with CBR Refresh) (t _{RC} = 125μs, t _{RAS} ≤ 1μs, $\overline{WE}$ = V _{IH} , $\overline{CAS}$ = V _{IL} , $\overline{OE}$, Address and D _{IN} = V _{IH} or V _{IL} , D _{OUT} = High-Z)		—	300	μA	4,5
I _{CC8}	Standby Current $\overline{RAS}$ = V _{IH} $\overline{CAS}$ = V _{IL} D _{OUT} = Enable		—	5	mA	1
I _{I(L)}	Input Leakage Current Any Input (0V ≤ V _{IN} ≤ 7V)		- 10	10	μA	
I _{O(L)}	Output Leakage Current (D _{OUT} is Disabled, 0V ≤ V _{OUT} ≤ 7V)		- 10	10	μA	

Note: 1. I_{CC} depends on output loading condition when the device is selected. $I_{CC}(\text{max})$ is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

4. L Series.

5. $V_{CC} - 0.2V \leq V_{IH} \leq 6.5V$, $0V \leq V_{IL} \leq 0.2V$.

Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Max	Unit	Note
C _{I1}	Input Capacitance (Address)	—	5	pF	1
C _{I2}	Input Capacitance (Clocks)	—	7	pF	1
C _{I/O}	Output Capacitance (Data-In/Out)	—	10	pF	1,2

Note 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable DOUT.

AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^\circ C$, Notes 1, 14, 15, 16)

Read, Write Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RC}	Random Read or Write Cycle Time	110	—	130	—	150	—	ns	
t _{RP}	$\overline{RAS}$ Precharge Time	40	—	50	—	60	—	ns	
t _{RAS}	$\overline{RAS}$ Pulse Width	60	10,000	70	10,000	80	10,000	ns	
t _{CAS}	$\overline{CAS}$ Pulse Width	15	10,000	20	10,000	20	10,000	ns	
t _{ASR}	Row Address Set-up Time	0	—	0	—	0	—	ns	
t _{RAH}	Row Address Hold Time	10	—	10	—	10	—	ns	
t _{ASC}	Column Address Set-up Time	0	—	0	—	0	—	ns	
t _{CAH}	Column Address Hold Time	15	—	15	—	15	—	ns	
t _{RCD}	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	20	45	20	50	20	60	ns	8
t _{RAD}	$\overline{RAS}$ to Column Address Delay Time	15	30	15	35	15	40	ns	9
t _{RSH}	$\overline{RAS}$ Hold Time	15	—	20	—	20	—	ns	
t _{CSH}	$\overline{CAS}$ Hold Time	60	—	70	—	80	—	ns	
t _{CRP}	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	10	—	10	—	10	—	ns	
t _{ODD}	$\overline{OE}$ to D _{IN} Delay Time	15	—	20	—	20	—	ns	
t _{DZO}	$\overline{OE}$ Delay Time from D _{IN}	0	—	0	—	0	—	ns	
t _{DZC}	$\overline{CAS}$ Set-up Time from D _{IN}	0	—	0	—	0	—	ns	
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{REF}	Refresh Period	—	16	—	16	—	16	ms	
	Refresh Period (L-Series)	—	128	—	128	—	128	ms	

Read Cycle

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access Time from $\overline{\text{RAS}}$	—	60	—	70	—	80	ns	2,3,17
t _{CAC}	Access Time from $\overline{\text{CAS}}$	—	15	—	20	—	20	ns	3,4,13,17
t _{AA}	Access Time from Address	—	30	—	35	—	40	ns	3,5,13,17
t _{OAC}	Access Time from $\overline{\text{OE}}$	—	15	—	20	—	20	ns	3,17
t _{RCS}	Read Command Set-up Time	0	—	0	—	0	—	ns	
t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$	0	—	0	—	0	—	ns	18
t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$	0	—	0	—	0	—	ns	18
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	30	—	35	—	40	—	ns	
t _{OFF1}	Output Buffer Turn-off Time	0	15	0	20	0	20	ns	6
t _{OFF2}	Output Buffer Turn-off Time from $\overline{\text{OE}}$	0	15	0	20	0	20	ns	6
t _{CDD}	$\overline{\text{CAS}}$ to D _{IN} Delay Time	15	—	20	—	20	—	ns	

Write Cycle

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{WCS}	Write Command Set-up Time	0	—	0	—	0	—	ns	10
t _{WCH}	Write Command Hold Time	15	—	15	—	15	—	ns	
t _{WP}	Write Command Pulse Width	10	—	10	—	10	—	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	15	—	20	—	20	—	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	15	—	20	—	20	—	ns	
t _{DS}	Data-in Set-up Time	0	—	0	—	0	—	ns	11
t _{DH}	Data-in Hold Time	15	—	15	—	15	—	ns	11

Read-Modify-Write Cycle

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{RWC}	Read-Modify-Write Cycle Time	150	—	180	—	200	—	ns	
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	80	—	95	—	105	—	ns	10
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	35	—	45	—	45	—	ns	10
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	50	—	60	—	65	—	ns	10
t _{OEH}	$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	15	—	20	—	20	—	ns	

Refresh Cycle

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	10	—	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	10	—	ns	
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	10	—	10	—	10	—	ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time in Normal Mode	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{PC}	Fast Page Mode Cycle Time	40	—	45	—	50	—	ns	
t _{CP}	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	10	—	10	—	10	—	ns	
t _{RASC}	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	—	100,000	—	100,000	—	100,000	ns	12
t _{ACP}	Access Time from $\overline{\text{CAS}}$ Precharge	—	35	—	40	—	45	ns	3,13,17
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	35	—	40	—	45	—	ns	
t _{CPW}	Fast Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	55	—	65	—	70	—	ns	
t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	80	—	95	—	100	—	ns	

Test Mode Cycle

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{WS}	Test Mode $\overline{WE}$ Set-up Time	0	—	0	—	0	—	ns	
t _{WH}	Test Mode $\overline{WE}$ Hold Time	10	—	10	—	10	—	ns	

Counter Test Cycle

Symbol	Parameter	GM71C4400B/BL-60		GM71C4400B/BL-70		GM71C4400B/BL-80		Unit	Note
		Min	Max	Min	Max	Min	Max		
t _{CPT}	CAS Precharge Time in Counter Test Cycle	40	—	40	—	40	—	ns	

Notes:

1. AC measurements assume $t_T = 5\text{ns}$.
2. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 2TTL loads and 100pF.
4. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
5. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
6. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RCD}}(\text{max})$ is specified as a reference point only: if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met. $t_{\text{RAD}}(\text{max})$ is specified as a reference point only: if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle: if $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$, the cycle is a read modify write and the data output will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{WE}$ lading edge in delayed write or a read modify write cycle.
12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
15. In delayed write or read modify write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
16. Test mode operation specified in this data sheet is 2 bit test function controlled by control address bits ... CA0. This test mode operation can be performed by $\overline{WE}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation perform a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , t_{OAC} and t_{ACP} is delayed for 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

TIMING WAVEFORMS




FIGURE 1. READ CYCLE




FIGURE 2. EARLY WRITE CYCLE




FIGURE 3. DELAYED WRITE CYCLE




FIGURE 4. READ-MODIFY-WRITE CYCLE




FIGURE 5. RAS-ONLY REFRESH CYCLE




FIGURE 6. CAS-BEFORE-RAS REFRESH CYCLE




FIGURE 7. HIDDEN REFRESH CYCLE






FIGURE 9. FAST PAGE MODE EARLY WRITE CYCLE




FIGURE 10. FAST PAGE MODE DELAYED WRITE CYCLE




FIGURE 11. FAST PAGE MODE READ-MODIFY-WRITE CYCLE




FIGURE 12. TEST MODE CYCLE






FIGURE 13. TEST MODE SET CYCLE

TEST MODE RESET CYCLE

FIGURE 14. $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE

- * Refresh Address A0 - A9 (AX0 - AX9)
- **  Don't care
- *** WE: Don't care

FIGURE 15. $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE







FIGURE 16. CAS-BEFORE-RAS REFRESH COUNTER CHECK CYCLE (READ)



FIGURE 17. $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH COUNTER CHECK CYCLE (WRITE)

Package Dimensions


20 SOJ




20 ZIP



20(26) TSOP (TYPE II)



GM71C4400BT/BLT



GMM71C4100BR/BLR

