

# TN2460 SERIES

## N-Channel Enhancement-Mode MOS Transistors



### PRODUCT SUMMARY

PART NUMBER	$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ ( $\Omega$ )	$I_D$ (mA)	PACKAGE
TN2460L	240	60	76	TO-92
TN2460T	240	60	51	SOT-23


Performance Curves: VNDN24

PRODUCT MARKING	
TN2460T	TO3

TO-92 (TO-226AA)      BOTTOM VIEW



1 DRAIN  
2 GATE  
3 SOURCE



### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS	
		TN2460L	TN2460T		
Drain-Source Voltage	$V_{DS}$	240	240	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$		
Continuous Drain Current <sup>1</sup>	$I_D$	$\pm 76$	$\pm 51$	mA	
		$\pm 48$	$\pm 32$		
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	$\pm 0.8$	$\pm 0.40$		
Power Dissipation	$P_D$	0.80	0.36	W	
		0.32	0.14		
Operating Junction Temperature	$T_J$	-55 to 150		$^\circ\text{C}$	
Storage Temperature	$T_{stg}$	-55 to 150			
Lead Temperature ('/ $_{16}$ " from case for 10 sec.)	$T_L$	300			

6

### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	LIMITS		UNITS
		TN2460L	TN2460T	
Junction-to-Ambient	$R_{thJA}$	156	350	K/W

<sup>1</sup>Pulse width limited by maximum junction temperature

# TN2460 SERIES

 Siliconix  
incorporated

SPECIFICATIONS <sup>a</sup>			LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>b</sup>	MIN	MAX	UNIT
<b>STATIC</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	I <sub>D</sub> = 10 µA, V <sub>GS</sub> = 0 V	260	240		V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 µA	1.40	0.5	1.8	
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±10	nA
		T <sub>J</sub> = 125°C	±5			
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 120 V, V <sub>GS</sub> = 0 V			0.1	µA
		T <sub>J</sub> = 125°C			5.0	
On-State Drain Current <sup>c</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V	140	20		mA
		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V	170	75		
Drain-Source On-Resistance <sup>c</sup>	R <sub>DSON</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 mA	55		60	Ω
		T <sub>J</sub> = 125°C	110		120	
Forward Transconductance <sup>c</sup>	G <sub>FS</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 50 mA			60	mS
<b>DYNAMIC</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz	15		30	pF
Output Capacitance	C <sub>oss</sub>		4		15	
Reverse Transfer Capacitance	C <sub>rss</sub>		1		10	
<b>SWITCHING</b>						
Turn-On Time	t <sub>ON</sub>	V <sub>DD</sub> = 25 V, R <sub>L</sub> = 500 Ω, I <sub>D</sub> = 50 mA V <sub>GEN</sub> = 10 V, R <sub>G</sub> = 25 Ω  (Switching time is essentially independent of operating temperature)	10		20	ns
Turn-Off Time	t <sub>OFF</sub>		20		35	

NOTES:

- a. T<sub>A</sub> = 25°C unless otherwise noted.
- b. For design aid only, not subject to production testing.
- c. Pulse test: Pulse Width ≤ 80 µsec, Duty Cycle ≤ 1%.