HEF4093B

Quad 2-input NAND Schmitt trigger Rev. 7 — 1 September 2010

Product data sheet

1. **General description**

The HEF4093B is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches at different points for positive-going and negative-going signals. The difference between the positive voltage (V_{T+}) and the negative voltage (V_{T-}) is defined as hysteresis voltage (V_H).

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input.

It is also suitable for use over both the industrial (-40 °C to +85 °C) and automotive (-40 °C to +125 °C) temperature ranges.

Features and benefits 2.

- Schmitt trigger input discrimination
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the automotive temperature range from -40 °C to +125 °C
- Complies with JEDEC standard JESD 13-B

3. **Applications**

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators

Ordering information

Ordering information


All types operate from -40 °C to +125 °C

Type number	Package		
	Name	Description	Version
HEF4093BP	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
HEF4093BT	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1




Quad 2-input NAND Schmitt trigger

5. Functional diagram



6. Pinning information

6.1 Pinning



Quad 2-input NAND Schmitt trigger

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A to 4A	1, 5, 8, 12	input
1B to 4B	2, 6, 9, 13	input
1Y to 4Y	3, 4, 10, 11	output
V_{DD}	14	supply voltage
V_{SS}	7	ground (0 V)

7. Functional description

Table 3. Function table[1]

Input		Output
nA	nB	nY
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

^[1] H = HIGH voltage level; L = LOW voltage level.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{SS} = 0 \text{ V}$ (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
V_{I}	input voltage		-0.5	$V_{DD} + 0.5$	V
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I_{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+125	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$			
		DIP14	<u>[1]</u> _	750	mW
		SO14	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For DIP14 packages: above T_{amb} = 70 °C, P_{tot} derates linearly with 12 mW/K.

^[2] For SO14 packages: above T_{amb} = 70 °C, P_{tot} derates linearly with 8 mW/K.

Quad 2-input NAND Schmitt trigger

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		3	15	V
VI	input voltage		0	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	+125	°C

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$ V; $V_I = V_{SS}$ or V_{DD} ; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	-40 °C	T _{amb} =	+25 °C	T _{amb} =	+85 °C	T _{amb} = +	-125 °C	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V_{OH}	HIGH-level	$ I_{O} < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V_{OL}	LOW-level	$ I_{O} < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level	$V_0 = 2.5 \text{ V}$	5 V	-1.7	-	-1.4	-	-1.1	-	-1.1	-	mΑ
	output current	$V_0 = 4.6 \text{ V}$	5 V	-0.64	-	-0.5	-	-0.36	-	-0.36	-	mΑ
		$V_0 = 9.5 \text{ V}$	10 V	-1.6	-	-1.3	-	-0.9	-	-0.9	-	mΑ
		V _O = 13.5 V	15 V	-4.2	-	-3.4	-	-2.4	-	-2.4	-	mΑ
I _{OL}	LOW-level	$V_0 = 0.4 \ V$	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mΑ
	output current	$V_0 = 0.5 \ V$	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mΑ
		V _O = 1.5 V	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mΑ
I _I	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ
I_{DD}	supply current	all valid input	5 V	-	0.25	-	0.25	-	7.5	-	7.5	μА
		combinations; $I_O = 0 A$	10 V	-	0.5	-	0.5	-	15.0	-	15.0	μА
		10 = 0 A	15 V	-	1.0	-	1.0	-	30.0	-	30.0	μА
C _I	input capacitance			-	-	-	7.5	-	-	-	-	pF

Quad 2-input NAND Schmitt trigger

11. Dynamic characteristics

Table 7. Dynamic characteristics

 T_{amb} = 25 °C; C_L = 50 pF; t_r = t_f ≤ 20 ns; wave forms see <u>Figure 4</u>; test circuit see <u>Figure 5</u>; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula[1]	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	nA or nB to nY	5 V	63 ns + (0.55 ns/pF)C _L	-	90	185	ns
	propagation delay		10 V	29 ns + (0.23 ns/pF)C _L	-	40	80	ns
			15 V	22 ns + (0.16 ns/pF)C _L	-	30	60	ns
t _{PLH}	LOW to HIGH	nA or nB to nY	5 V	58 ns + (0.55 ns/pF)C _L	-	85	170	ns
	propagation delay		10 V	29 ns + (0.23 ns/pF)C _L	-	40	80	ns
			15 V	22 ns + (0.16 ns/pF)C _L	-	30	60	ns
t _{THL}	HIGH to LOW output	nY to LOW	5 V	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
	transition time		10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns
t _{TLH}	LOW to HIGH output transition time	nA or nB to HIGH	5 V	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns

^[1] Typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C_L in pF).


Table 8. Dynamic power dissipation

 $V_{SS} = 0 \ V; \ t_f = t_f \le 20 \ ns; \ T_{amb} = 25 \ ^{\circ}C.$

Parameter	V_{DD}	Typical formula	where:			
dynamic power	5 V	$P_D = 1300 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 (\mu W)$	f_i = input frequency in MHz;			
dissipation		$P_D = 6400 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 (\mu W)$	f _o = output frequency in MHz;			
	15 V	$P_D = 18700 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 (\mu W)$	C_L = output load capacitance in pF; $\Sigma(f_0 \times C_L)$ = sum of the outputs; V_{DD} = supply voltage in V.			
	dynamic power	dynamic power 5 V dissipation 10 V	$\begin{array}{ll} \text{dynamic power} \\ \text{dissipation} \end{array} \begin{array}{ll} 5 \text{ V} & P_D = 1300 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}{}^2 \ (\mu\text{W}) \\ \\ 10 \text{ V} & P_D = 6400 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}{}^2 \ (\mu\text{W}) \end{array}$			

Quad 2-input NAND Schmitt trigger

12. Waveforms



Measurement points are given in Table 9.


Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

 $t_{\rm r}$, $t_{\rm f}$ = input rise and fall times.

Fig 4. Propagation delay and output transition time

Table 9. Measurement points

Supply voltage	Input	Output
V_{DD}	V _M	V _M
5 V to 15 V	0.5V _{DD}	$0.5V_{DD}$



Test data given in Table 10.

Definitions for test circuit:

DUT = Device Under Test.

 C_L = load capacitance including jig and probe capacitance.

 R_T = termination resistance should be equal to the output impedance Z_0 of the pulse generator.

Fig 5. Test circuit

Table 10. Test data

Supply voltage	Input	Load			
V_{DD}	V _I	t _r , t _f			
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF		

Quad 2-input NAND Schmitt trigger

13. Transfer characteristics

Table 11. Transfer characteristics

 $V_{SS} = 0 \text{ V; } T_{amb} = 25 \,^{\circ}\text{C; see } \underline{\text{Figure 6}} \text{ and } \underline{\text{Figure 7}}.$

Symbol	Parameter	Conditions	V_{DD}	Min	Тур	Max	Unit	
V_{T+}	positive-going threshold voltage		5 V	1.9	2.9	3.5	V	
			10 V	3.6	5.2	7	V	
			15 V	4.7	7.3	11	V	
V_{T-}	negative-going threshold voltage		5 V	1.5	2.2	3.1	V	
			10 V	3	4.2	6.4	V	
			15 V	4	6.0	10.3		
V _H	hysteresis voltage		5 V	0.4	0.7	-	V	
			10 V	0.6	1.0	-	V	
			15 V	0.7	1.3	-	V	




Fig 6. Transfer characteristic







Fig 7. Waveforms showing definition of V $_{T+}$ and V $_{T-}$ (between limits at 30 % and 70 %) and V $_{H}$


Quad 2-input NAND Schmitt trigger





a. $V_{DD} = 5 \text{ V}$; $T_{amb} = 25 ^{\circ}\text{C}$






c. V_{DD} = 15 V; T_{amb} = 25 °C

Fig 8. Typical drain current as a function of input

Quad 2-input NAND Schmitt trigger



14. Application information

Some examples of applications for the HEF4093B are:

- Astable multivibrators
- Monostable multivibrators

• Wave and pulse shapers




Fig 10. Astable multivibrator




Fig 11. Schmitt trigger driven via a high-impedance input

If a Schmitt trigger is driven via a high-impedance (R > 1 k Ω), then it is necessary to incorporate a capacitor C with a value of $\frac{C}{C_P} > \frac{V_{DD} - V_{SS}}{V_H}$; otherwise oscillation can occur on the edges of a pulse.

 $\ensuremath{C_p}$ is the external parasitic capacitance between inputs and output; the value depends on the circuit board layout.


Remark: The two inputs may be connected together, but this will result in a larger through-current at the moment of switching.

Quad 2-input NAND Schmitt trigger

15. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT27-1	050G04	MO-001	SC-501-14			99-12-27 03-02-13

Fig 12. Package outline SOT27-1 (DIP14)


HEF4093

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN	ISSUE DATE	
	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT108-1	076E06	MS-012				99-12-27 03-02-19

Fig 13. Package outline SOT108-1 (SO14)

HEF4093

Quad 2-input NAND Schmitt trigger

16. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4093B v.7	20100901	Product data sheet	-	HEF4093B v.6
Modifications:	Section 9 "I	Recommended operating co	nditions", ∆t/∆V values	removed.
HEF4093B v.6	20091202	Product data sheet	-	HEF4093B v.5
Modifications:	 Section 9 "Recommended operating conditions", Δt/ΔV values updated. 			
	• Section 10	"Static characteristics", VIH a	nd V _{IL} values removed.	
HEF4093B v.5	20090728	Product data sheet	-	HEF4093B v.4
HEF4093B v.4	20080612	Product data sheet	-	HEF4093B_CNV v.3
HEF4093B_CNV v.3	19950101	Product specification	-	HEF4093B_CNV v.2
HEF4093B_CNV v.2	19950101	Product specification	-	-

Quad 2-input NAND Schmitt trigger

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be

suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

HEF4093B

Quad 2-input NAND Schmitt trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

18. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

HEF4093B NXP Semiconductors

Quad 2-input NAND Schmitt trigger

19. Contents

1	General description
2	Features and benefits
3	Applications
4	Ordering information 1
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 5
12	Waveforms 6
13	Transfer characteristics 7
14	Application information 9
15	Package outline
16	Revision history
17	Legal information
17.1	Data sheet status
17.2	Definitions
17.3	Disclaimers
17.4	Trademarks14
18	Contact information 14
10	Contonts 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.