Standard Products UT54LVDM055LV Dual Driver and Receiver

Advanced Data Sheet March 2005 www.aeroflex.com/lvds

A passion for performance.

FEATURES

- □ Two drivers and two receivers with individual enables
- □ >400.0 Mbps (200 MHz) switching rates
- \Box <u>+</u>340mV differential signaling
- □ 3.3 V power supply
- □ TTL compatible inputs
- □ 10mA LVDS output drivers
- □ TTL compatible outputs
- Cold spare all pins
- □ Ultra low power CMOS technology
- Radiation-hardened design; total dose irradiation testing to MIL-STD-883 Method 1019
 - Total-dose: 300 krad(Si) and 1Mrad(Si)
 - Latchup immune (LET > 100 MeV-cm²/mg)
- Packaging options:
 - 18-lead flatpack (dual in-line)
- □ Standard Microcircuit Drawing 5962-TBD
 - QML Q and V compliant part

INTRODUCTION

The UT54LVDM055LV Dual Driver/Dual Receiver is designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 400.0 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The UT54LVDM055LV Driver accepts low voltage TTL input levels and translates them to low voltage (340mV) differential output signals. In addition, the driver supports a three-state function that may be used to disable the output stage, disabling the load current, and thus dropping the device to a low idle power state.

The UT54LVDM055LV Receiver accepts low voltage (350mV) differential input signals and translates them to 3V CMOS output levels. The receiver supports a three-state function that may be used to multiplex outputs. The receiver also supports OPEN, shorted and terminated (35 Ω) input fail-safe. Receiver output will be HIGH for all fail-safe conditions.

All pins have Cold Spare buffers. These buffers will be high impedance when V_{DD} is tied to V_{SS} .




Figure 1. UT54LVDM055LV Dual Driver and Receiver Block Diagram




Figure 2. UT54LVDM055LV Pinout

TRUTH TABLE

Enables	Input	Output		
DEN	D _{IN}	D _{OUT+}	D _{OUT-}	
L	Х	Z	Z	
All other	L	L	Н	
combinations of ENABLE inputs	Н	Н	L	

Enables	Input	Output
REN	R _{IN+} - R _{IN} -	R _{OUT}
L	Х	Z
All other combinations of	$V_{ID} \ge 0.1 V$	Н
ENABLE	$V_{ID} \le -0.1 V$	L
inputs	Full Fail-safe OPEN/SHORT or	Н
	Terminated	

PIN DESCRIPTION

Pin No.	Name	Description		
11, 12	D _{IN}	Driver input pin, TTL/CMOS compatible		
7, 8	D _{OUT+}	Non-inverting driver output pin, LVDS levels		
6, 9	D _{OUT} -	Inverting driver output pin, LVDS levels		
10, 13	DEN	Driver active high enable pin		
2, 5	R _{IN+}	Non-inverting receiver input pin		
1, 4	R _{IN-}	Inverting receiver input pin		
16, 17	R _{OUT}	Receiver output pin		
5, 18	REN	Receiver		
14	V _{DD}	Power supply pin, $+3.3 \pm 0.3$ V		
15	V _{SS}	Ground pin		

APPLICATIONS INFORMATION

The UT54LVDM055LV provides two drivers and two receivers in the same package. Each driver and each receiver has a dedicated output enable pin. This allows maximum flexibility for the device.

The intended application of these devices and signaling technique is for both point-to-point (single termination) and multipoint (double termination) data transmissions over controlled impedance media. The transmission media may be printed-circuit board traces, backplanes, or cables. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application specific characteristics.)

The UT54LVMS055LV differential line driver is a balanced current source design. A current mode driver, has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The current mode requires that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 3. AC or unterminated configurations are not allowed. The 10mA loop current will develop a differential voltage of 350mV across the 35W termination resistor which the receiver detects with a 250mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (350 mV - 100 mV = 250 mV)). The signal is centered around +1.2V (Driver Offset, VOS) with respect to ground as shown in Figure 4. Note: The steady-state voltage (VSS) peak-topeak swing is twice the differential voltage (VOD) and is typically 700mV.

The UT54LVDM055LV receiver's are capable of detecting signals as low as 100mV, over a +/- 1V commonmode range centered around +1.2V. Both receiver input pins should honor their specified operating input voltage range of 0V to +2.4V (measured from each pin to ground). The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. The termination resistor converts the current sourced by the driver into voltages that are detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a midstream connector(s), cable stub(s), and other impedance discontinuities, as well as ground shifting, noise margin limits, and total termination loading must be taken into account.




Figure 3. Point-to-Point Application

Receiver Fail-Safe

The UT54LVDM055LV receiver is a high gain, high speed device that amplifies a small differential signal (20mV) to TTL logic levels. Due to the high gain and tight threshold of the receiver, care should be taken to prevent noise from appearing as a valid signal.

The receiver's internal fail-safe circuitry is designed to source/ sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated or shorted receiver inputs.

Open Input Pins. The UT54LVDM055LV is a dual receiver device, and if an application requires only 1 receiver, the unused channel inputs should be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pull up and pull down resistors to set the output to a HIGH state. This internal circuitry will guarantee a HIGH, stable output state for open inputs.

Terminated Input. If the driver is disconnected (cable unplugged), or if the driver is in a three-state or power-off condition, the receiver output will again be in a HIGH state, even with the end of cable 35Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. Twisted pair cable offers better balance than flat ribbon cable.

Shorted Inputs. If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0V differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (V_{SS} to 2.4V). It is only supported with inputs shorted and no external common-mode voltage applied.

ABSOLUTE MAXIMUM RATINGS¹

(Referenced to V_{SS})

SYMBOL	PARAMETER	LIMITS
V _{DD}	DC supply voltage	-0.3 to 4.0V
V _{I/O}	Voltage on any pin during operation	-0.3 to (V _{DD} + 0.3V)
	Voltage on any pin during cold spare	3 to 4.0V
T _{STG}	Storage temperature	-65 to +150°C
P _D	Maximum power dissipation	1.25 W
T _J	Maximum junction temperature ²	+150°C
Θ _{JC}	Thermal resistance, junction-to-case ³	10°C/W
II	DC input current	±10mA

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.

Maximum junction temperature may be increased to +175°C during burn-in and life test.
 Test per MIL-STD-883, Method 1012.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS
V _{DD}	Positive supply voltage	3.0 to 3.6V
T _C	Case temperature range	-55 to +125°C
V _{IN}	DC input voltage, receiver inputs DC input voltage, logic inputs	2.4V 0 to V _{DD} for EN, EN

DC ELECTRICAL CHARACTERISTICS DRIVER ^{1, 2} (V_{DD} = $3.3V \pm 0.3V$; -55°C < T_C < +125°C)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V _{IH}	High-level input voltage	(TTL)	2.0	V _{DD}	V
V _{IL}	Low-level input voltage	(TTL)	V _{SS}	0.8	V
V _{OL}	Low-level output voltage	$R_L = 35\Omega$	0.855		V
V _{OH}	High-level output voltage	$R_L = 35\Omega$		1.750	V
I _{IN}	Input leakage current	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 3.6V$	-10	+10	μΑ
I _{CS}	Cold Spare Leakage Current	V_{IN} =3.6V, V_{DD} = V_{SS}	-20	+20	μΑ
V_{OD}^{1}	Differential Output Voltage	$R_L = 35\Omega^{(\text{figure 5})}$	250	400	mV
ΔV_{OD}^{1}	Change in Magnitude of V _{OD} for Complementary Output States	$R_L = 35\Omega^{(\text{figure 5})}$		35	mV
V _{OS}	Offset Voltage	$R_{L} = 35\Omega, \left(Vos = \frac{Voh + Vol}{2}\right)$	1.055	1.550	V
ΔV_{OS}	Change in Magnitude of V _{OS} for Complementary Output States	$R_L = 35\Omega^{(\text{figure 5})}$		35	mV
V _{CL} ³	Input clamp voltage	$I_{CL} = +18mA$	-1.5		V
$I_{OS}^{2,3}$	Output Short Circuit Current	$V_{IN} = V_{DD}, V_{OUT+} = 0V \text{ or}$ $V_{IN} = GND, V_{OUT-} = 0V$		25	mA
I _{OZ} ³	Output Three-State Current	$EN = 0.8V \text{ and } \overline{EN} = 2.0 \text{ V},$ $V_{OUT} = 0V \text{ or } V_{DD}, V_{DD} = 3.6V$	-10	+10	μΑ
I _{CCL} ³	Loaded supply current, drivers enabled	$R_L = 35\Omega$ all channels $V_{IN} = V_{DD}$ or V_{SS} (all inputs)		50.0	mA
I _{CCZ} ³	Loaded supply current, drivers disabled	$D_{IN} = V_{DD} \text{ or } V_{SS}$ EN = V _{SS} , EN = V _{DD}		4.0	mA

Notes:

1. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except differential voltages. 2. Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

3. Guaranteed by characterization.

AC SWITCHING CHARACTERISTICS DRIVER^{1, 2, 3} $(V_{DD} = +3.3V \pm 0.3V, T_A = -55 \text{ °C} \text{ to } +125 \text{ °C})$

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{PHLD} 6	Differential Propagation Delay High to Low (figures 6 and 7)	0.3	3.0	ns
t _{PLHD} 6	Differential Propagation Delay Low to High (figures 6 and 7)	0.3	3.0	ns
t _{SKD} ⁴	Differential Skew (t _{PHLD} - t _{PLHD}) (figures 6 and 7)	0	0.4	ns
$t_{SK1}^{1,4}$	Channel-to-Channel Skew (figures 6 and 7)	0	0.5	ns
$t_{SK2}^{4,5}$	Chip-to-Chip Skew (figure 6 and 7)		2.7	ns
t _{TLH} ⁴	Rise Time (figures 6 and 7)		1.5	ns
t _{THL} ⁴	Fall Time (figures 6 and 7)		1.5	ns
$t_{\rm PHZ}^{4}$	Disable Time High to Z (figures 8 and 9)		5.0	ns
t_{PLZ}^{4}	Disable Time Low to Z (figures 8 and 9)		5.0	ns
t _{PZH} ⁴	Enable Time Z to High (figures 8 and 9)		7.0	ns
t _{PZL} ⁴	Enable Time Z to Low (figures 8 and 9)		7.0	ns

Notes:

1. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs. 2. Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_O = 50$, $t_r \le 1ns$, and $t_f \le 1ns$. 3. C_L includes probe and jig capacitance.

6. Our instance d by characterization
7. Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
6. May be tested at higher load capacitance and the limit interpolated from characterization data to guarantee this parameter.

DC ELECTRICAL CHARACTERISTICS RECEIVER^{1, 2} (V_{DD} = $3.3V \pm 0.3V$; -55°C < T_C < +125°C)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V _{IH}	High-level input voltage	(TTL)	2.0		V
V _{IL}	Low-level input voltage	(TTL)		0.8	V
V _{OL}	Low-level output voltage	$I_{OL} = 2mA, V_{DD} = 3.0V$		0.25	V
V _{OH}	High-level output voltage	$I_{OH} = -0.4$ mA, $V_{DD} = 3.0$ V	2.7		V
I _{IN}	Logic input leakage current	Enables = $EN/\overline{EN} = 0$ and 3.6V, V _{DD} = 3.6	-10	+10	μΑ
I_{I}	Receiver input Current	$V_{IN} = 2.4V$	-15	+15	μΑ
I _{CS}	Cold Spare Leakage Current	V_{IN} =3.6V, V_{DD} = V_{SS}	-20	+20	μΑ
V _{TH} ³	Differential Input High Threshold	$V_{CM} = +1.2V$		+100	mV
V_{TL}^{3}	Differential Input Low Threshold	$V_{CM} = +1.2V$	-100		mV
I _{OZ} ³	Output Three-State Current	Disabled, $V_{OUT} = 0$ V or V_{DD}	-10	+10	μΑ
V _{CL}	Input clamp voltage	$I_{CL} = +18 \text{mA}$	-1.5		V
I _{OS} ^{2, 3}	Output Short Circuit Current	Enabled, $V_{OUT} = 0 V^2$	-15	-130	mA
I _{CC} ³	Supply current, receivers enabled	EN, $\overline{\text{EN}} = V_{\text{DD}}$ or V_{SS} Inputs Open		15	mA
I _{CCZ} ³	Supply current, receivers disabled	$EN = V_{SS}, \overline{EN} = V_{DD}$ Inputs Open		4	mA

Notes:

1. Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground. 2. Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification. 3. Guaranteed by characterization.

AC SWITCHING CHARACTERISTICS RECEIVER $^{1,\,2,\,3}$ (V_DD = +3.3V \pm 0.3V, T_A = -55 °C to +125 °C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{PHLD} ⁶	Differential Propagation Delay High to Low CL = 10pf (figures 4 and 5)	1.0	4.0	ns
t _{PLHD} ⁶	Differential Propagation Delay Low to High CL = 10pf (figures 4 and 5)	1.0	4.0	ns
t _{SKD} ⁴	Differential Skew (t _{PHLD} - t _{PLHD}) (figures 4 and 5)	0	0.35	ns
t _{SK1} ^{1,4}	Channel-to-Channel Skew (figures 4 and 5)	0	0.5	ns
t _{SK2} ^{4,5}	Chip-to-Chip Skew (figures 4 and 5)		1.5	ns
t _{TLH} ⁴	Rise Time (figures 4 and 5)		1.2	ns
t _{THL} ⁴	Fall Time (figures 4 and 5)		1.2	ns
t _{PHZ} ⁴	Disable Time High to Z (figures 6 and 7)		12	ns
t _{PLZ} ⁴	Disable Time Low to Z (figures 6 and 7)	~	12	ns
t _{PZH} 4	Enable Time Z to High (figures 6 and 7)		12	ns
t _{PZL} ⁴	Enable Time Z to Low (figures 6 and 7)		12	ns

Notes:

1. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs. 2. Generator waveform for all tests unless otherwise specified: f = 1 MHz, $Z_0 = 50\Omega$, t_r and $t_f (0\% - 100\%) \le 1$ ns for R_{IN} and t_r and $t_f \le 1$ ns for EN or EN.

C_L includes probe and jig capacitance.
 Guaranteed by characterization.

Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.
 May be tested at higher load capacitance and the limit interpolated from characterization data to guarantee this parameter.




Figure 4. Driver $V_{\mbox{\scriptsize OD}}$ and $V_{\mbox{\scriptsize OS}}$ Test Circuit or Equivalent Circuit




Figure 5. Driver Propagation Delay and Transition Time Test Circuit or Equivalent Circuit




Figure 6. Driver Propagation Delay and Transition Time Waveforms





Figure 7. Driver Three-State Delay Test Circuit or Equivalent Circuit






Figure 9. Receiver Propagation Delay and Transition Time Test Circuit or Equivalent Circuit




Figure 10. Receiver Propagation Delay and Transition Time Wave-





Figure 12. Receiver Three-State Delay Waveform




- 2. The lid is electrically connected to VSS.
- 3. Lead finishes are in accordance to MIL-PRF-38535.
- 4. Lead position and coplanarity are not measured.
- 5. ID mark symbol is vendor option and may be different than shown.
- 6. With solder, increase maximum by 0.003.
- 7. Package weight 0.8 grams.

Figure 13. 18-pin Ceramic Flatpack


ORDERING INFORMATION

UT54LVDM055LV DUAL DRIVER/RECEIVER:



- Notes:
 1. Lead finish (A,C, or X) must be specified.
 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per Aeroflex Colorado Springs Manufacturing Flows Document, Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. Military Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

UT54LVDM055LV DUAL DRIVER/RECEIVER: SMD



Notes:

1.Lead finish (A,C, or X) must be specified.

2.If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold). 3.Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468 **INTERNATIONAL** Tel: 805-778-9229 Fax: 805-778-1980

SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 **WEST COAST** Tel: 949-362-2260 Fax: 949-362-2266 Tel: 603-888-3975 Fax: 603-888-4585 CENTRAL

Tel: 719-594-8017

NORTHEAST

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs, Inc. reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.

Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused

Fax: 719-594-8468

