

Load Share Controller

FEATURES

- 2.7V to 20V Operation
- 8-Pin Package
- Requires Minimum Number of External Components
- Compatible with Existing Power Supply Designs Incorporating Remote Output Voltage Sensing
- Differential Share Bus
- Precision Current Sense Amplifier with Gain of 40
- UVLO (Undervoltage Lockout) Circuitry
- User Programmable Share Loop Compensation


DESCRIPTION

The UC3902 load share controller is an 8-pin device that balances the current drawn from independent, paralleled power supplies. Load sharing is accomplished by adjusting each supply's output current to a level proportional to the voltage on a share bus.

The master power supply, which is automatically designated as the supply that regulates to the highest voltage, drives the share bus with a voltage proportional to its output current. The UC3902 trims the output voltage of the other paralleled supplies so that they each support their share of the load current. Typically, each supply is designed for the same current level although that is not necessary for use with the UC3902. By appropriately scaling the current sense resistor, supplies with different output current capability can be paralleled with each supply providing the same percentage of their output current capability for a particular load.

A differential line is used for the share bus to maximize noise immunity and accommodate different voltage drops in each power converter's ground return line. Trimming of each converter's output voltage is accomplished by injecting a small current into the output voltage sense line, which requires a small resistance (typically 20Ω - 100Ω) to be inserted.

BLOCK DIAGRAM



UDG-95133-1


ABSOLUTE MAXIMUM RATINGS

| | |
|--------------------------------------|-----------------|
| Supply Voltage (ADJ and VCC) | –0.3V to 20V |
| SENSE Voltage | –5V to +5V |
| ADJR, COMP Voltage | –0.3V to +4V |
| SHARE–, SHARE+ Voltages | –0.3V to 10V |
| SHARE+ Current | –100mA to +10mA |
| ADJ Current | –1mA to +30mA |
| Storage Temperature | –65°C to +150°C |
| Junction Temperature | –55°C to +150°C |
| Lead Temperature (Soldering, 10sec.) | +300°C |

All voltages are with respect to pin 1. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Databook for thermal limitations and considerations of packages.

CONNECTION DIAGRAM

DIL-8, SOIC-8 (Top View)
N, J and D Package



ELECTRICAL CHARACTERISTICS: Unless otherwise specified, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ for UC1902, -40°C to $+85^\circ\text{C}$ for UC2902, 0°C to 70°C for UC3902, $V_{CC} = 5\text{V}$, $R_{ADJR} = 1\text{k}\Omega$, $V_{ADJ} = 5\text{V}$, $\text{COMP} = 5\text{nF}$ capacitor to GND, $V_{\text{SHARE-}} = 0\text{V}$, $T_A = T_J$.

| PARAMETERS | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|---|------|------|------|------------------|
| Power Supply | | | | | |
| Supply Current | SHARE+ = 1V, SENSE = 0V | | 4 | 6 | mA |
| | VCC = 20V | | 6 | 10 | mA |
| Undervoltage Lockout | | | | | |
| Startup Voltage | SHARE+ = 0.2V, SENSE = 0V, COMP = 1V | 2.3 | 2.5 | 2.7 | V |
| Hysteresis | SHARE+ = 0.2V, SENSE = 0V, COMP = 1V | 60 | 100 | 140 | mV |
| Current Sense Amplifier | | | | | |
| Input Offset Voltage | $0.1\text{V} \leq \text{SHARE+} \leq 1.1\text{V}$ | –2.5 | –0.5 | 1.5 | mV |
| Gain SENSE to SHARE | $0.1\text{V} \leq \text{SHARE+} \leq 1.1\text{V}$ | –41 | –40 | –39 | V/V |
| Input Resistance | | 0.6 | 1 | 1.5 | k Ω |
| Share Drive Amplifier | | | | | |
| SHARE+ High | VCC = 2.5V, SENSE = –50mV, I _{SHARE+} = –1mA | 1.2 | 1.4 | | V |
| | VCC = 12V, SENSE = –250mV, I _{SHARE+} = –1mA | 9.6 | 10 | 10.4 | V |
| | VCC = 20V, SENSE = –250mV, I _{SHARE+} = –1mA | 9.6 | 10 | 10.4 | V |
| SHARE+ Low | VCC = 2.5V, SENSE = +10mV, I _{SHARE+} = –1mA | | 20 | 50 | mV |
| | VCC = 12V, SENSE = +10mV, I _{SHARE+} = –1mA | | 20 | 50 | mV |
| | VCC = 20V, SENSE = +10mV, I _{SHARE+} = –1mA | | 20 | 50 | mV |
| SHARE+ Output Voltage | Measures SHARE+, SENSE = 0mV, R _{SHARE+} = 200 Ω resistor SHARE+ to GND | | 20 | 40 | mV |
| CMRR | $0 \leq \text{SHARE-} \leq 1\text{V}$, SENSE used as input to amplifier | 50 | 90 | | dB |
| Load Regulation | Load on SHARE+, $-1\text{mA} \leq I_{\text{LOAD}} \leq -20\text{mA}$, SENSE = –25mV | | 0 | 20 | mV |
| Short Circuit Current | SHARE+ = 0V, SENSE = –25mV | –85 | –50 | –20 | mA |
| Slew Rate | SENSE = +10mV to –90mV Step, 200 Ω resistor SHARE+ to GND | 0.16 | 0.27 | 0.37 | V/ μs |
| | SENSE = –90mV to +10mV Step, 200 Ω resistor SHARE+ to GND | 0.12 | 0.24 | 0.34 | V/ μs |

ELECTRICAL CHARACTERISTICS (cont.): Unless otherwise specified, $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for UC1902, -40°C to $+85^{\circ}\text{C}$ for UC2902, 0°C to 70°C for UC3902, $V_{CC} = 5\text{V}$, $R_{ADJR} = 1\text{k}\Omega$, $V_{ADJ} = 5\text{V}$, $\text{COMP} = 5\text{nF}$ capacitor to GND, $V_{\text{SHARE-}} = 0\text{V}$, $T_A = T_J$.

| PARAMETERS | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|------|------|------|------------------------|
| Share Sense Amplifier | | | | | |
| Input Impedance | $\text{SHARE+} = 1\text{V}$, $\text{SHARE-} = 1\text{V}$, $\text{SENSE} = +10\text{mV}$ | 10 | 15 | | $\text{k}\Omega$ |
| | 200Ω resistor SHARE+ to GND, $\text{SHARE-} = 1\text{V}$, $\text{SENSE} = +10\text{mV}$ | 15 | 17 | | $\text{k}\Omega$ |
| Threshold | $\text{SENSE} = 0\text{V}$ | 41 | 70 | 100 | mV |
| CMRR SHARE | $0 \leq \text{SHARE-} \leq 1\text{V}$, $\text{SENSE} = -2.5\text{mV}$ | 50 | 60 | | dB |
| AVOL from SHARE+ to ADJR | $\text{SENSE} = -2.5\text{mV}$, 5nF capacitor COMP to GND, 1k resistor ADJR to GND | 50 | 68 | | dB |
| | $\text{SENSE} = -2.5\text{mV}$, 5nF capacitor COMP to GND, 150Ω resistor ADJR to GND | 50 | 66 | | dB |
| Slew Rate | $\text{SHARE+} = \text{Step of } 0\text{mV to } 300\text{mV}$ through a 200Ω resistor, $R_{\text{COMP}} = 500\Omega$ resistor to 1.5V , $\text{SENSE} = 10\text{mV}$ | 0.4 | 0.7 | 1 | $\text{V}/\mu\text{s}$ |
| Error Amplifier Section | | | | | |
| Transconductance, SHARE+ to COMP | 200Ω resistor SHARE+ to GND | 3.2 | 4.5 | 5.5 | mS |
| IOH | COMP = 1.5V , $\text{SHARE+} \geq +300\text{mV}$, $\text{SENSE} = +10\text{mV}$ | -400 | -325 | -230 | μA |
| IOL | 200Ω resistor SHARE+ to GND, COMP = 1.5V , $\text{SENSE} = +10\text{mV}$ | 100 | 150 | 200 | μA |
| Input Offset Voltage | | 15 | 35 | 65 | mV |
| $\Delta \text{VIO}/\Delta \text{VSENSE}$ | 1k Resistor, ADJR to GND, $-2.5\text{mV} < \text{SENSE} < -25\text{mV}$ | -6 | 0 | 6 | mV/V |
| ADJ Amplifier | | | | | |
| ADJR Low Voltage | $\text{SENSE} = +10\text{mV}$, 200Ω resistor SHARE+ to GND | -1 | 0 | 1 | mV |
| ADJR High Voltage | $\text{SENSE} = +10\text{mV}$, $\text{SHARE+} = 1\text{V}$ | 1.4 | 1.8 | 2.1 | V |
| Current Gain ADJR to ADJ | ADJR Current = -0.5mA , ADJ = 2.5V , $\text{SENSE} = +10\text{mV}$, $\text{SHARE+} = 1\text{V}$ | 0.96 | 0.99 | 1 | A/A |
| | ADJR Current = -0.5mA , ADJ = 20V , $\text{SENSE} = +10\text{mV}$, $\text{SHARE+} = 1\text{V}$ | 0.96 | 0.99 | 1 | A/A |
| | ADJR Current = -10mA , ADJ = 2.5V , $\text{SENSE} = +10\text{mV}$, $\text{SHARE+} = 1\text{V}$ | 0.96 | 0.99 | 1 | A/A |
| | ADJR Current = -10mA , ADJ = 20V , $\text{SENSE} = +10\text{mV}$, $\text{SHARE+} = 1\text{V}$ | 0.96 | 0.99 | 1 | A/A |

PIN DESCRIPTIONS

ADJ: Current output of adjust amplifier circuit (NPN collector).

ADJR: Current adjust amplifier range set (NPN emitter).

COMP: Output of error amplifier, input of adjust amplifier. This is where the compensation capacitor is connected.

GND: Local power supply return and signal ground.

SENSE: Inverting input of current sense amplifier.

SHARE+: Positive input from share bus or drive to share bus.

SHARE-: Reference for SHARE+ .

VCC: Local power supply (positive).

APPLICATION INFORMATION




Figure 1. Typical Application

The values of five passive components must be determined to configure the UC3902 load share controller. The output and return lines of each converter are connected together at the load, with current sense resistor R_{SENSE} inserted in each negative return line. Another resistor, R_{Adj} , is also inserted in each positive remote sense line.

The differential share bus terminals (SHARE+ and SHARE-) of each UC3902 are connected together respectively, and the SHARE- node is also connected to the system ground. A typical application is illustrated in Figure 1.

APPLICATION INFORMATION (cont.)

The load share controller design can be executed by following the next few steps:

Step 1.

$$R_{SENSE} = \frac{V_{SHARE,MAX}}{ACSA \cdot I_{O,MAX}}$$

where ACSA is 40, the gain of the current sense amplifier.

At full load, the voltage drop across the R_{SENSE} resistor is $I_{O,MAX} \cdot R_{SENSE}$. Taking into account the gain of the current sense amplifier, the voltage at full load on the current share bus, $V_{SHARE,MAX} = ACSA \cdot I_{O,MAX} \cdot R_{SENSE}$. This voltage must stay 1.5V below V_{CC} or below 10V whichever is smaller. $V_{SHARE,MAX}$ represents an upper limit but the designer should select the full scale share bus voltage keeping in mind that every volt on the load share bus will increase the master controller's supply current by approximately 100 μ A times the number of slave units connected parallel.

Step 2.

$$R_G = \frac{V_{ADJR,MAX}}{I_{ADJ,MAX}}$$

Care must be taken to ensure that $I_{ADJ,MAX}$ is low enough to ensure that both the drive current and power dissipation are within the UC3902's capability. For most applications, an $I_{ADJ,MAX}$ current between 5mA and 10mA is acceptable. In a typical application, a 360 Ω R_G resistor from the ADJR pin to ground sets $I_{ADJ,MAX}$ to approximately 5mA.

Step 3.

$$R_{ADJ} = \frac{\Delta V_{O,MAX} - I_{O,MAX} \cdot R_{SENSE}}{I_{ADJ,MAX}}$$

R_{ADJ} must be low enough to not affect the normal operation of the converter's voltage feedback loop. Typical

R_{ADJ} values are in the 20 Ω to 100 Ω range depending on V_O , $\Delta V_{O,MAX}$ and the selected $I_{ADJ,MAX}$ value.

Step 4.

$$C_C = \frac{G_m}{2 \cdot \pi \cdot f_c} \cdot \frac{R_{ADJ}}{R_G} \cdot \frac{R_{SENSE}}{R_{LOAD}} \cdot ACSA \cdot A_{PWR}(f_c)$$

The share loop compensation capacitor, C_C is calculated to produce the desired share loop unity gain crossover frequency, f_c . The share loop error amplifier's transconductance, G_m is nominally 4.5mS. The values of the resistors are already known. Typically, f_c will be set at least an order of magnitude below the converter's closed loop bandwidth. The load share circuit is primarily intended to compensate for each converter's initial output voltage tolerance and temperature drift, not differences in their transient response. The term $A_{PWR}(f_c)$ is the gain of the power supply measured at the desired share loop crossover frequency, f_c . This gain can be measured by injecting the measurement signal between the positive output and the positive sense terminal of the power supply.

Step 5.

$$R_C = \frac{1}{2 \cdot \pi \cdot f_c \cdot C_C}$$

A resistor in series with C_C is required to boost the phase margin of the load share loop. The zero is placed at the load share loop crossover frequency, f_c .

When the system is powered up, the converter with the highest output voltage will tend to source the most current and take control of the share bus. The other converters will increase their output voltages until their output currents are proportional to the share bus voltage minus 50mV. The converter which in functioning as the master may change due to warmup drift and differences in load and line transient response of each converter.