

Rev. 1.4

512K X 8 BIT HIGH SPEED CMOS SRAM

REVISION HISTORY

<u>Revision</u>	<u>Description</u>	Issue Date
Rev. 1.0	Initial Issue	July.12. 2012
Rev. 1.1	."CE# \ge V _{CC} - 0.2V" revised as "CE# \le 0.2" for TEST CONDITION of Average Operating Power supply Current Icc1 on page3	July.19. 2012
Rev.1.2	Add "Green package available" on page 1	Nov. 02. 2012
Rev.1.3	1.Revise "TEST CONDITION" for VOH, VOL on page 3 IOH = -8mA revised as -4mA IOL =4mA revised as 8mA 2.Revise VIH(max) & VIL(min) note on page 3 VIH(max) = VCC + 2.0V for pulse width less than 6ns. VIL(min) = VSS - 2.0V for pulse width less than 6ns.	June. 04. 2013
Rev.1.4	Revised the address pin sequence of TSOP-II pin configuration on page 3 in order to be compatible with industry convention. (No function specifications and applications have been changed and all the characteristics are kept all the same as Rev 1.3)	Oct. 30. 2013



512K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.4

FEATURES

Fast access time: 8/10/12ns

Low power consumption:
 Operating current:
 50/40/35mA(TYP.)
 Standby current:
 2mA(TYP.)

■ Single 3.3V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

Green package available

Data retention voltage : 1.5V (MIN.)Package : 44-pin 400 mil TSOP-II

GENERAL DESCRIPTION


The LY61L5128A is a 4,194,304-bit high speed CMOS static random access memory organized as 524,288 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY61L5128A operates from a single power supply of 3.3V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	Vac Bango	Spood	Power I	Dissipation
Family	Temperature	Vcc Range	Speed	Standby(IsB1,TYP.)	Operating(Icc1,TYP.)
LY61L5128A	0 ~ 70℃	2.7 ~ 3.6V	10/12ns	2mA	40/35mA
LIGILGIZOA		3.0 ~ 3.6V	8ns	2mA	50mA
LVC41 F400A/I\	8A(I) -40 ~ 85°C −	2.7 ~ 3.6V	10/12ns	2mA	40/35mA
LY61L5128A(I)		3.0 ~ 3.6V	8ns	2mA	50mA

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A18	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection

Lyontek Inc. reserves the rights to change the specifications and products without notice.

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.



512K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.4

PIN CONFIGURATION

				1
NC	1	L	44	NC
NC	2		43	NC
A0	3		42	NC
A1	4	₩	41	A18
A2	5		40	A17
A3	6	Ū	39	A16
A4	7		38	A15
CE#	8		37	OE#
DQ0	9	\sim \sim \sim	36	DQ7
DQ1	10	$\times \times \overset{5}{\sim}$	35	DQ6
Vcc	11		34	Vss
Vss	12	\$ \$?ú	33	Vcc
DQ2	13	$\Diamond \Diamond \nabla \nabla$	32	DQ5
DQ3	14	X X 12 ₈	31	DQ4
WE#	15	\triangleright	30	A14
A5	16		29	A13
A6	17		28	A12
A7	18		27	A11
A8	19		26	A10
A9	20		25	NC
NC□□	21		24	NC
NC	22		23	NC

TSOP-II



Rev. 1.4

512K X 8 BIT HIGH SPEED CMOS SRAM

ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	VT1	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	VT2	-0.5 to Vcc+0.5	V
Operating Temperature	TA	0 to 70(C grade)	°C
Operating Temperature	IA	-40 to 85(I grade)	C
Storage Temperature	Тѕтс	-65 to 150	$^{\circ}$
Power Dissipation	PD	1	W
DC Output Current	Іоит	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	High-Z	ISB,ISB1
Output Disable	L	Н	Н	High-Z	Icc,Icc1
Read	L	L	Н	Dout	Icc,Icc1
Write	L	Х	L	Din	Icc,Icc1

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. ^{^4}	MAX.	UNIT
Supply Voltage	Vcc		8	3.0	3.3	3.6	V
Supply Vollage	VCC		10/-12	2.7	3.3	3.6	V
Input High Voltage	V _{IH} ¹			2.2	-	Vcc+0.3	V
Input Low Voltage	VIL ²			- 0.3	-	0.8	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	ILO	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	Iон = -4mA	2.4	-	-	V	
Output Low Voltage	Vol	IoL = 8mA		-	-	0.4	V
Average Operating		Cycle time = Min.	-8	-	65	80	mA
Average Operating Power supply Current	Icc	$CE# = V_{IL}$, $I_{I/O} = 0mA$,	-10	-	50	70	mΑ
Fower Supply Current		Others at V _{IL} or V _{IH}	-12	-	45	60	mΑ
Average Operating		CE# ≦0.2,	-8	-	50	60	mΑ
Power supply Current	Icc1	Others at 0.2V or Vcc-0.2V	-10	-	40	55	mΑ
Power supply Current		I _{I/O} = 0mA;f=max	-12	-	35	50	mA
Standby Dower	Isa	CE# =V _{IH} , Others at V _{IL} or V	IН	-	-	30	mΑ
Standby Power Supply Current	ISB1	CE# ≧Vcc - 0.2V, Others at 0.2V or Vcc - 0.2V		-	2	10	mA

Notes:

^{1.} $V_{IH}(max) = V_{CC} + 2.0V$ for pulse width less than 6ns.

^{2.} VIL(min) = Vss - 2.0V for pulse width less than 6ns.

^{3.} Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.

^{4.} Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at Vcc = Vcc(TYP.) and TA = 25℃



Rev. 1.4

512K X 8 BIT HIGH SPEED CMOS SRAM

CAPACITANCE (TA = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	8	pF
Input/Output Capacitance	CI/O	-	10	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Speed	8/10/12ns
Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -4mA/8mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

(4) 11212 01022								
PARAMETER	SYM.	LY61L5128A-8		LY61L5128A-10		LY61L5128A-12		UNIT
FANAMETER	STIVI.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	ONT
Read Cycle Time	trc	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Enable Access Time	tace	-	8	-	10	-	12	ns
Output Enable Access Time	toe	-	4.5	-	4.5	-	5	ns
Chip Enable to Output in Low-Z	tcLz*	2	-	2	-	3	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	0	-	0	-	ns
Chip Disable to Output in High-Z	tcHz*	-	3	-	4	-	5	ns
Output Disable to Output in High-Z	tonz*	-	3	-	4	-	5	ns
Output Hold from Address Change	tон	2	-	2	-	2	-	ns

(2) WRITE CYCLE

PARAMETER	CVM	LY61L5128A-8		LY61L5128A-10		LY61L5128A-12		UNIT
PARAMETER	SYM.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNII
Write Cycle Time	twc	8	-	10	-	12	-	ns
Address Valid to End of Write	taw	6.5	-	8	-	10	-	ns
Chip Enable to End of Write	tcw	6.5	-	8	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Write Pulse Width	twp	6.5	-	8	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from End of Write Time	tон	0	-	0	-	0	-	ns
Output Active from End of Write	tow*	2	-	2	-	2	-	ns
Write to Output in High-Z	twHz*	-	3	-	4	-	5	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.




Rev. 1.4


512K X 8 BIT HIGH SPEED CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)



Notes:


- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low.
- 3.Address must be valid prior to or coincident with CE# = low,; otherwise t_{AA} is the limiting parameter.
- 4.tcLz, toLz, tcHz and toHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, tcHz is less than tcLz , t_{OHZ} is less than toLz.




Rev. 1.4

512K X 8 BIT HIGH SPEED CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)



Notes

- 1.WE#, CE# must be high during all address transitions.
- 2.A write occurs during the overlap of a low CE#, low WE#.
- 3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with C_L = 5pF. Transition is measured ±500mV from steady state.

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.



Rev. 1.4


512K X 8 BIT HIGH SPEED CMOS SRAM

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	V_{DR}	CE# ≥ Vcc - 0.2V	1.5	-	3.6	V
Data Retention Current	ldr	V_{CC} = 1.5V $CE\# \ge V_{CC}$ - 0.2V Others at 0.2V or V_{CC} - 0.2V	-	2	10	mA
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t _R		t _{RC∗}	-	-	ns

tRC* = Read Cycle Time

DATA RETENTION WAVEFORM







Rev. 1.4


512K X 8 BIT HIGH SPEED CMOS SRAM


PACKAGE OUTLINE DIMENSION

44-pin 400mil TSOP- ■ Package Outline Dimension









SYMBOLS	DIMENSIONS IN MILLMETERS			DIMENSIONS IN MILS		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
С	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
е	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
У	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°



Rev. 1.4

512K X 8 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Temperature Range(℃)	Packing Type	Lyontek Item No.
44Pin(400mil)	8	0℃~70℃	Tray	LY61L5128AML-8
TSOP-II			Tape Reel	LY61L5128AML-8T
		-40℃~85℃	Tray	LY61L5128AML-8I
			Tape Reel	LY61L5128AML-8IT
	10	0℃~70℃	Tray	LY61L5128AML-10
			Tape Reel	LY61L5128AML-10T
		-40°C~85°C	Tray	LY61L5128AML-10I
			Tape Reel	LY61L5128AML-10IT



512K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.4

THIS PAGE IS LEFT BLANK INTENTIONALLY.