

131,072-word x 9-bit High Speed CMOS Static RAM

The Hitachi HM629128 is a CMOS static RAM organized 128 kword x 9 bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS process technology.

It offers low power standby power dissipation; therefore, it is suitable for battery back-up systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 600-mil plastic DIP, or a 8 x 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards.

Features

- High speed
Fast access time: 70/85/100 ns (max)
- Low power
Active: 75 mW (typ)
Standby: 10 μ W (typ) (L-/L-/L-/SL version)
- Single 5 V supply
- Completely static memory
No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
Three state output
- Directly TTL compatible
All inputs and outputs
- Capability of battery back up operation
(L-/L-/L-/SL version)


Ordering Information

Type No.	Access time	Package
HM629128LP-7	70 ns	600-mil 32-pin plastic DIP (DP-32)
HM629128LP-8	85 ns	
HM629128LP-10	100 ns	
HM629128LP-7L	70 ns	
HM629128LP-8L	85 ns	
HM629128LP-10L	100 ns	
HM629128LP-7SL	70 ns	
HM629128LP-8SL	85 ns	
HM629128LP-10SL	100 ns	
HM629128LFP-7	70 ns	525-mil 32-pin plastic SOP (FP-32D)
HM629128LFP-8	85 ns	
HM629128LFP-10	100 ns	
HM629128LFP-7L	70 ns	
HM629128LFP-8L	85 ns	
HM629128LFP-10L	100 ns	
HM629128LFP-7SL	70 ns	
HM629128LFP-8SL	85 ns	
HM629128LFP-10SL	100 ns	
HM629128LT-7	70 ns	8 mm x 20 mm 32-pin TSOP (normal type) (TFP-32D)
HM629128LT-8	85 ns	
HM629128LT-10	100 ns	
HM629128LT-7L	70 ns	
HM629128LT-8L	85 ns	
HM629128LT-10L	100 ns	
HM629128LT-7SL	70 ns	
HM629128LT-8SL	85 ns	
HM629128LT-10SL	100 ns	

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

HITACHI

Pin Arrangement



Pin Description

Pin name	Function
A0 – A16	Address
I/O0 – I/O8	Input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
V _{CC}	Power supply
V _{SS}	Ground


HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

5-67

HM629128 Series

Block Diagram



Function Table

CS1	CS2	OE	WE	Mode	V _{CC} current	I/O pin	Ref. cycle
H	X	X	X	Standby	I _{SB} , I _{SB1}	High-Z	—
X	L	X	X	Standby	I _{SB} , I _{SB1}	High-Z	—
L	H	H	H	Output disable	I _{CC}	High-Z	—
L	H	L	H	Read	I _{CC}	Dout	Read cycle
L	H	H	L	Write	I _{CC}	Din	Write cycle (1)
L	H	L	L	Write	I _{CC}	Din	Write cycle (2)

Note: 1. X: H or L

HITACHI

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to V_{SS}	V_{CC}	-0.5 to +7.0	V
Voltage on any pin relative to V_{SS}	V_T	-0.5 *1 to $V_{CC} + 0.3$ *2	V
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C
Storage temperature under bias	T_{bias}	-10 to +85	°C

Note: 1. -3.0 V for pulse half-width ≤ 30 ns
 2. Maximum voltage is 7.0V

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input voltage (HM629128-7/8/10)	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
	V_{IL}	-0.3 *1	—	0.8	V

Note: 1. -3.0 V for pulse half-width ≤ 30 ns

HM629128 Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions	Notes
Input leakage current	$ I_{LI} $	—	—	1	μA	$V_{in} = V_{SS}$ to V_{CC}	
Output leakage current	$ I_{LO} $	—	—	1	μA	$CS1 = V_{IH}$ or $CS2 = V_{IL}$ or $OE = V_{IH}$ or $WE = V_{IL}$, $V_{I/O} = V_{SS}$ to V_{CC}	
Operating power supply current: DC	I_{CC}	—	15	35	mA	$CS1 = V_{IL}$, $CS2 = V_{IH}$, Others = V_{IH}/V_{IL} , $I_{I/O} = 0\text{ mA}$	
Operating power supply current	I_{CC1}	—	45	70	mA	Min cycle, duty = 100%, $CS1 = V_{IL}$, $CS2 = V_{IH}$, Others = V_{IH}/V_{IL} , $I_{I/O} = 0\text{ mA}$	
	I_{CC2}	—	15	30	mA	Cycle time = 1 μs , duty = 100%, $I_{I/O} = 0\text{ mA}$, $CS1 \leq 0.2\text{ V}$, $CS2 > V_{CC} - 0.2\text{ V}$, $V_{IH} \geq V_{CC} - 0.2\text{ V}$, $V_{IL} \leq 0.2\text{ V}$	
Standby power supply current: DC	I_{SB}	—	1	3	mA	(1) $CS1 = V_{IH}$, $CS2 = V_{IH}$ (2) $CS2 = V_{IL}$	
Standby power supply current (1): DC	I_{SB1}	—	—	—	—	(1) $V_{CC} \geq V_{in} \geq 0\text{ V}$ $CS1 \geq V_{CC} - 0.2\text{ V}$, $CS2 \geq V_{CC} - 0.2\text{ V}$	—
		—	2	115	μA	(2) $V_{CC} \geq V_{in} \geq 0\text{ V}$ $0.2\text{ V} \geq CS2 \geq 0\text{ V}$	L-version
		—	2	60	μA		L-L/L-SL version
Output voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 2.1\text{ mA}$	
	V_{OH}	2.4	—	—	V	$I_{OH} = -1.0\text{ mA}$	

Note: 1. Typical values are at $V_{CC} = 5.0\text{ V}$, $T_a = +25^\circ\text{C}$ and specified loading.

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)*1

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Input capacitance	C_{in}	—	—	8	pF	$V_{in} = 0\text{ V}$
Input/output capacitance	$C_{I/O}$	—	—	10	pF	$V_{I/O} = 0\text{ V}$

Note: 1. This parameter is sampled and not 100% tested.

HITACHI

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, unless otherwise noted.)

Test Conditions


- Input pulse levels: 0.8V to 2.4V (HM629128-7/8/10)
- Input rise and fall times: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate and CL (100pF) (HM629128-7/8/10)
(Including scope & jig)

Read Cycle

		HM629128							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	70	—	85	—	100	—	ns	
Address access time	t _{AA}	—	70	—	85	—	100	ns	
Chip selection to output valid	t _{CO1}	—	70	—	85	—	100	ns	
	t _{CO2}	—	70	—	85	—	100	ns	
Output enable to output valid	t _{OE}	—	40	—	45	—	50	ns	
Chip selection to output in low-Z	t _{LZ1}	10	—	10	—	10	—	ns	2
	t _{LZ2}	10	—	10	—	10	—	ns	2
Output enable to output in low-Z	t _{OLZ}	5	—	5	—	5	—	ns	2
Chip deselection to output in high-Z	t _{HZ1}	0	25	0	30	0	35	ns	1, 2
	t _{HZ2}	0	25	0	30	0	35	ns	1, 2
Output disable to output in high-Z	t _{OHZ}	0	25	0	30	0	35	ns	1, 2
Output hold from address change	t _{OH}	10	—	10	—	10	—	ns	

HM629128 Series

Read Timing Waveform *3



- Notes:
1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 2. This parameter is sampled and not 100% tested.
 3. $\overline{WE}$ is high for read cycle.


HITACHI

Write Cycle

		HM629128							
		-7		-8		-10			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	70	—	85	—	100	—	ns	
Chip selection to end of write	t _{CW}	60	—	75	—	80	—	ns	
Address setup time	t _{AS}	0	—	0	—	0	—	ns	
Address valid to end of write	t _{AW}	60	—	75	—	80	—	ns	
Write pulse width	t _{WP}	50	—	55	—	60	—	ns	
Write recovery time	t _{WR}	0	—	0	—	0	—	ns	
		0	—	0	—	0	—	ns	11
Write to output in high-Z	t _{WHZ}	0	25	0	30	0	35	ns	10
Data to write time overlap	t _{DW}	30	—	35	—	40	—	ns	
Data hold from write time	t _{DH}	0	—	0	—	0	—	ns	
Output active from end of write	t _{OW}	5	—	5	—	5	—	ns	10


HM629128 Series

Write Timing Waveform (1) (OE Clock)



HITACHI

Write Timing Waveform (2) ($\overline{OE}$ Low Fixed)



- Notes:
1. A write occurs during the overlap of a low $\overline{CS1}$, a high $\overline{CS2}$, and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS1}$ going low, $\overline{CS2}$ going high, and $\overline{WE}$ going low. A write ends at the earliest transition among $\overline{CS1}$ going high, $\overline{CS2}$ going low, and $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
 2. t_{CW} is measured from the later of $\overline{CS1}$ going low or $\overline{CS2}$ going high to the end of write.
 3. t_{AS} is measured from the address valid to the beginning of write.
 4. t_{WR} is measured from the earliest of $\overline{CS1}$ or $\overline{WE}$ going high or $\overline{CS2}$ going low to the end of write cycle.
 5. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
 6. If the $\overline{CS1}$ goes low simultaneously with $\overline{WE}$ going low or after the $\overline{WE}$ going low, the outputs remain in a high impedance state.
 7. D_{out} is the same phase of the latest written data in this write cycle.
 8. D_{out} is the read data of next address.
 9. If $\overline{CS1}$ is low and $\overline{CS2}$ high during this period, I/O pins are in the output state. Therefore, the input signals of opposite phase to the outputs must not be applied to them.
 10. This parameter is sampled and not 100% tested.
 11. This value is measured from $\overline{CS2}$ going low to the end of write cycle.
 12. In the write cycle with $\overline{OE}$ low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention.

$$t_{WP} \geq t_{DW} \min + t_{WHZ} \max$$

HITACHI

HM629128 Series


Low V_{CC} Data Retention Characteristics ($T_a = 0$ to $+70^{\circ}\text{C}$)

This characteristics is guaranteed only for L, L-L, and L-SL version.


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Notes
V_{CC} for data retention	V_{DR}	2.0	—	—	V	(1) $CS1 \geq V_{CC} - 0.2 \text{ V}$, $CS2 \geq V_{CC} - 0.2 \text{ V}$ $V_{in} \geq 0 \text{ V}$ or (2) $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$, $V_{in} \geq 0 \text{ V}$	
Data retention current	I_{CCDR}	—	1	60^{+1}	μA	$V_{CC} = 3.0 \text{ V}$, $V_{CC} \geq V_{in} \geq 0 \text{ V}$	Lversion
		—	1	40^{+2}	μA	(1) $CS1 \geq V_{CC} - 0.2 \text{ V}$, $CS2 \geq V_{CC} - 0.2 \text{ V}$ or (2) $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$	L-Lversion
		—	1	20^{+3}	μA		L-SLversion
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	See retention waveform	
Operation recovery time	t_R	5	—	—	ms		

HITACHI

Low V_{CC} Data Retention Timing Waveform (1) ($\overline{CS1}$ Controlled)



Low V_{CC} Data Retention Timing Waveform (2) ($CS2$ Controlled)



- Notes:
1. 25 μA max at $T_a = 0$ to 40°C (Lversion).
 2. 8 μA max at $T_a = 0$ to 40°C (L-Lversion).
 3. 5 μA max at $T_a = 0$ to 40°C (L-SLversion).
 4. $CS2$ controls address buffer, $\overline{WE}$ buffer, $\overline{CS1}$ buffer, $\overline{OE}$ buffer, and Din buffer. If $CS2$ controls data retention mode, V_{in} levels (address, $\overline{WE}$, $\overline{OE}$, $\overline{CS1}$, I/O) can be in the high impedance state. If $\overline{CS1}$ controls data retention mode, $CS2$ must be $CS2 > V_{CC} - 0.2 V$ or $0 V < CS2 < 0.2 V$. The other input levels (address, $\overline{WE}$, $\overline{OE}$, I/O) can be in the high impedance state.