

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 1. Functional Description of the AMG-PI004

---

The AMG-PI004 is built by utilizing one of the latest state-of-the-art trench technologies to achieve ultra low resistance RDS(on) for the power MOSFETs. The complementary H-bridge consists of 2 PMOS/NMOS transistor pairs. Based on this trench-technology the input gate capacity is very low, so that high switching frequencies are possible thus making it ideal for use in different applications. The DFN8 package is footprint compatible with the SOP8 package, making the H-bridge an ideal choice for wide spread off high efficiency applications for motor driving, lighting, and power management.

### 2. Features

---

- Supply voltage 5VDC...60VDC
- Complementary N/P-MOS H-Bridge
- 60V/5.1A/ RDS(on) =34mΩ(typ)  
-60V/-4.2A/ RDS(on) =54mΩ(typ)
- Low QG of 9.86/12.6nC for PMOS/NMOS  
Low C<sub>ISS</sub> of 1447pF/1378pF for PMOS/NMOS
- Low voltage gate drive VGS = ±20V
- RoHS compliant and green product
- Temperature Range -55C...+150C
- DFN8L (5mm x 6mm x 0.75 mm)

### 3. Application

---

The AMG-PI004 is suitable for motor driving, lighting and power management.

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 3.1. Application Circuit Example




Figure 1: Application Circuit Example.

### 3.2. Application Notes

The thermal resistance of the DFN8L package can be enhanced by using the bottom pad as heat sinks.

In order to lower the thermal resistance, vias should be placed below the Drain and Source pads. These vias should connect to big enough heat sinks within the PCB. This will also be beneficial for the ohmic resistance of the traces.




## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### Table of Contents

1.Functional Description of the AMG-PI004.....	1
2.Features.....	1
3.Application.....	1
3.1.Application Circuit Example.....	2
3.2.Application Notes.....	2
4.Block Diagram.....	4
5.Block Descriptions.....	4
6.Pinning.....	4
7.Absolute Maximum Ratings.....	5
8.Electrical Characteristics.....	5
8.1.Thermal Data.....	5
8.2.N-Channel Electrical Characteristics.....	5
8.3.P-Channel Electrical Characteristics.....	7
9.N-channel Typical Characteristics.....	8
10.P-channel Typical Characteristics.....	13
11.IC-Package.....	18
12.Ordering Information.....	18
13.IC-Marking.....	19
14.Notes and Cautions.....	19
14.1.ESD Protection.....	19
14.2.Storage conditions.....	19
15.Disclaimer.....	20
16.Contact Information.....	20

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 4. Block Diagram



*Figure 2: Block Diagram*

### 5. Block Descriptions

2x PMOS and 2x NMOS

### 6. Pinning

PIN#	Symbol	Description
1	N-Source	Common NMOS Source, negative supply or GND
2	G2	Left NMOS Gate
3	G1	Left PMOS Gate
4	L-Drain	Left Drain, left load connection
5	P-Source	Common PMOS Source, positive supply
6	G4	Right PMOS Gate
7	G3	Right NMOS Gate
8	R-Drain	Right Drain, right load connection

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 7. Absolute Maximum Ratings

The Absolute Maximum Ratings may not be exceeded under any circumstances.

#	Symbol	Parameter	N-CH	P-Ch	Unit
1	V <sub>DS</sub>	Drain-Source Voltage	60	-60	V
2	I <sub>D</sub>	Drain Current - Continuous @ V <sub>GS</sub> =10V @ T <sub>C</sub> =25°C	5.1	-4.2	A
		Drain Current - Continuous @ V <sub>GS</sub> =10V1, T <sub>C</sub> =70°C	4.2	-3.5	A
3	I <sub>DM</sub>	Pulsed Drain Current <sup>2</sup>	15	-12	A
4	V <sub>GS</sub>	Gate-Source Voltage	± 20	± 20	V
5	P <sub>D</sub>	Power Dissipation <sup>4</sup> (T <sub>C</sub> = 25°C)	2.2	2.2	W
6	T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150		°C

**Note(s):** none

### 8. Electrical Characteristics

#### 8.1. Thermal Data

#	Symbol	Parameter	Typ	Max	Unit
1	R <sub>θJA</sub>	Thermal Resistance Junction-ambient <sup>1</sup>	-	328.15	K/W
2	R <sub>θJC</sub>	Thermal Resistance Junction-Case <sup>1</sup>	-	277.15	K/W

#### 8.2. N-Channel Electrical Characteristics

T<sub>J</sub> = 25°C unless otherwise noted

#	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Off Characteristics</b>							
1	BV <sub>DSS</sub>	Drain-Source Breakdown	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	60	-	-	V
2	△BV <sub>DSS</sub> /△T <sub>J</sub>	BVDSS Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =1mA	-	0,06 3	-	V/°C
3	I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =48V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C	-	-	1	uA
			V <sub>DS</sub> =48V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C	-	-	5	
4	I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics</b>							
1	V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1,2	-	2,5	V
2	△V <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient		-	-5.24	-	mV/°C

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

#	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
2	$R_{DS(ON)}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{GS}=10V, I_D=5A$	-	34	40	$m\Omega$
			$V_{GS}=4.5V, I_D=4A$	-	37	48	
3	gfs	Forward Transconductance	$V_{DS}=5V, I_D=4A$	-	28	-	S
<b>Dynamic Characteristics</b>							
1	$C_{iss}$	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1MHz$	-	1378	-	$pF$
2	$C_{oss}$	Output Cap		-	86	-	
3	$C_{rss}$	Reverse Transfer Capacitance		-	64	-	
<b>Switching Characteristics</b>							
1	$R_g$	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	-	3.2	6.4	$\Omega$
2	$Q_g$	Total Gate Charge (4.5V)	$V_{DS}=48V, V_{GS}=4.5V, I_D=4A$	-	12.6	-	$nC$
3	$Q_{gs}$	Gate-Source Charge		-	3.2	-	
4	$Q_{gd}$	Gate-Drain Charge	$V_{DS}=48V, V_{GS}=4.5V, I_D=4A$	-	6.3	-	$nC$
5	$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=30V, V_{GS}=10V$ $R_G=3.3\Omega, I_D=4A$	-	8	-	$ns$
6	$T_r$	Rise Time		-	14.2	-	
7	$T_{d(off)}$	Turn-off Delay Time		-	24.4	-	
8	$T_f$	Fall Time		-	4.6	-	
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>							
1	$I_s$	Continuous Source Current <sup>1,4</sup>	$V_G=V_D=0V$ , Force Current	-	-	5.1	A
2	$I_{SM}$	Pulsed Source Current <sup>2,4</sup>		-	-	12	A
3	$V_{SD}$	Diode Forward Voltage <sup>2</sup>	$V_{GS}=0V, I_s=1A, T_J=25^\circ C$	-	-	1.2	V

### Note(s):

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. The data tested by pulsed, pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$
3. The EAS data shows Max. rating . The test condition is  $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=22.6A$
4. The power dissipation is limited by 150°C junction temperature.
5. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 8.3. P-Channel Electrical Characteristics

$T_j = 25^\circ\text{C}$  unless otherwise noted

#	Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Off Characteristics</b>							
1	$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$	-60	-	-	V
2	$\Delta \text{BV}_{\text{DSS}}$ $/\Delta T_j$	BVDSS Temp. Coefficient	Reference to $25^\circ\text{C}$ , $I_D=-1\text{mA}$	-	-0.03	-	$\text{V}^\circ\text{C}$
3	$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=-48\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_j=25^\circ\text{C}$	-	-	1	$\mu\text{A}$
			$V_{\text{DS}}=-48\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_j=55^\circ\text{C}$	-	-	5	
4	$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b>							
1	$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D=-250\mu\text{A}$	-1.5	-	-3.0	V
2	$\Delta V_{\text{GS}(\text{th})}$	VGS(th) Temp. Coefficient		-	4.56	-	$\text{mV}^\circ\text{C}$
3	$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}$ , $I_D=-4\text{A}$	-	60	80	$\text{M}\Omega$
			$V_{\text{GS}}=-4.5\text{V}$ , $I_D=-3\text{A}$	-	73	90	
4	$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$ , $I_D=-3\text{A}$	-	15	-	S
<b>Dynamic Characteristics</b>							
1	$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=-15\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	-	1447	-	$\text{pF}$
2	$C_{\text{oss}}$	Output Capacitance		-	97.3	-	
3	$C_{\text{rss}}$	Reverse Transfer Capacitance		-	70	-	
<b>Switching Characteristics</b>							
1	$R_g$	Gate Resistance	$V_{\text{DS}}=0\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	-	21	42	$\Omega$
2	$Q_g$	Total Gate Charge (-4.5)	$V_{\text{DS}}=-48\text{V}$ , $V_{\text{GS}}=-4.5\text{V}$ , $I_D=-3\text{A}$	-	9.86	-	$\text{nC}$
3	$Q_{\text{gs}}$	Gate-Source Charge		-	3.08	-	
4	$Q_{\text{gd}}$	Gate Charge		-	2.95	-	
5	$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}$ , $V_{\text{GS}}=-10\text{V}$ , $R_G=3.3\Omega$ $I_D=-1\text{A}$	-	28.8	-	$\text{ns}$
6	$T_r$	Rise Time		-	19.8	-	
7	$T_{\text{d(off)}}$	Turn-Off Delay Time		-	60.8	-	
8	$T_f$	Fall Time		-	7.2	-	
<b>Drain- Diode Characteristics and Maximum Ratings</b>							
1	$I_s$	Continuous Source Current <sup>1,6</sup>	$V_G=V_D=0\text{V}$ , Force Current	-	-	-4.2	A
2	$I_{\text{SM}}$	Pulsed Source Current <sup>2,6</sup>		-	-	-10.5	A
3	$V_{\text{SD}}$	Diode Forward Voltage <sup>2</sup>	$V_{\text{GS}}=0\text{V}$ , $I_S=1\text{A}$ , $T_j=25^\circ\text{C}$	-	-	-1.2	V


#### Note(s):

- The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 with 2OZ copper.

## H-Bridge/Full Bridge Array of P and N channel MOSFETs




2. The data tested by pulse, pulse width
3. The EAS data shows MAX. rating. The test condition is  $V_{DD}=-25V, V_{GS}=-10V, L=0.1mH, I_{AS}=-26.6A$
4. The power dissipation is limited by 150°C junction temperature.
5. The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.

### 9. N-channel Typical Characteristics



**Fig.1 Typical Output Characteristics**

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

**Fig.2 On-Resistance vs. Gate-Source Voltage****Fig.3 Forward Characteristics of reverse****Fig.4 Gate-Charge Characteristics**

## H-Bridge/Full Bridge Array of P and N channel MOSFETs




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$




Fig.7 Capacitance

## H-Bridge/Full Bridge Array of P and N channel MOSFETs






Fig.8 Safe Operating Area


## H-Bridge/Full Bridge Array of P and N channel MOSFETs



**Fig.9 Normalized Maximum Transient Thermal Impedance**




**Fig.10 Switching Time Waveform**





**Fig.11 Unclamped Inductive Waveform**

## H-Bridge/Full Bridge Array of P and N channel MOSFETs


## 10. P-channel Typical Characteristics



## H-Bridge/Full Bridge Array of P and N channel MOSFETs



**Fig.3 Forward Characteristics of reverse**



**Fig.4 Gate-Charge Characteristics**

## H-Bridge/Full Bridge Array of P and N channel MOSFETs




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$






Fig.7 Capacitance

## H-Bridge/Full Bridge Array of P and N channel MOSFETs




**Fig.8 Safe Operating Area**


## H-Bridge/Full Bridge Array of P and N channel MOSFETs



**Fig.9 Normalized Maximum Transient Thermal Impedance**



**Fig.10 Switching Time Waveform**




**Fig.11 Unclamped Inductive Waveform**



## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 11. IC-Package

DIM	DFNS*6 DIMENSION		
	MILLIMETERS		
	MIN	TYP	MAX.
A	0.70	0.75	0.80
B	--	0.02	0.05
C	0.18	0.20	0.25
E	5.90	6.00	6.10
F	3.81 BSC		
G	1.28 BSC		
H	1.90	2.0	2.10
I	3.02	3.12	3.22
J	1.90	2.0	2.10
K	0.30	0.325	0.35
L	0.49	0.50	0.55



### 12. Ordering Information

AMG-PI004-IDF08R

(DFN8L

shipment in tape & reel)

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 13. IC-Marking

---

IC name = αPI004

Date code = YYWW

Lot number = XXYYZZ

### 14. Notes and Cautions

---

#### 14.1. ESD Protection

---

The Requirements for Handling Electrostatic Discharge Sensitive Devices are described in the JEDEC standard JESD625-A. Please note the following recommendations:

- When handling the device, operators must be grounded by wearing a for the purpose designed grounded wrist strap with at least  $1M\Omega$  resistance and direct skin contact.
- Operators must at all times wear ESD protective shoes or the area should be surrounded by for ESD protection intended floor mats.
- Opening of the protective ESD package that the device is delivered in must only occur at a properly equipped ESD workbench. The tape with which the package is held together must be cut with a sharp cutting tool, never pulled or ripped off.
- Any unnecessary contact with the device or any unprotected conductive points should be avoided.
- Work only with qualified and grounded tools, measuring equipment, casing and workbenches.
- Outside properly protected ESD-areas the device or any electronic assembly that it may be part of should always be transported in EGB/ESD shielded packaging.

#### 14.2. Storage conditions

---

The AMG-PI004 corresponds to moisture sensitivity classification **ML2**, according to JEDEC standard J-STD-020, and should be handled and stored according to J-STD-033.

## H-Bridge/Full Bridge Array of P and N channel MOSFETs

### 15. Disclaimer

---

Information given in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties that may result from its use. alpha microelectronics GmbH does not authorize or warrant any of its products for use in life support system equipment.

The values stated in Absolute Maximum Ratings may under no circumstances be exceeded. No warranty is given for use in life support systems or medical equipment without the specific written consent of alpha microelectronics gmbh. For questions regarding the application please contact the publisher.

The declared data are only a description of the product. They are not guaranteed properties as defined by law. Examples are given without obligations and cannot give rise to any liability. Reprinting of this data sheet – or any part of it – is not allowed without the license of the publisher. Data sheets are subject to change without any notice.

### 16. Contact Information

---

This data sheet is published by alpha microelectronics gmbh. To order samples or inquire information please contact:

alpha microelectronics gmbh  
Im Technologiepark 1  
15236 Frankfurt (Oder)  
Germany

[am.info@alpha-microelectronics.de](mailto:am.info@alpha-microelectronics.de)  
[www.alpha-microelectronics.de](http://www.alpha-microelectronics.de)

+49-335-557-1750 (telephone)  
+49-335-557-1759 (fax)

© All rights reserved.

