

SILICON GATE CMOS

65,536 WORD x 16 BIT CMOS STATIC RAM

Description

The TC551664J is a 1,048,576 bit high speed CMOS static random access memory organized as 65,536 words by 16 bits and operated from a single 5V supply. Toshiba's advanced CMOS technology and circuit design enable high speed operation.

The TC551664J features low power dissipation when the device is deselected using chip enable ($\overline{CE}$), and has an output enable input ($\overline{OE}$) for fast memory access. Byte access is supported by upper and lower byte controls.

The TC551664J is suitable for use in high speed applications such as cache memory and high speed storage. All inputs and outputs are TTL compatible.

The TC551664J is available in a 400mil width, 44-pin SOJ suitable for high density surface assembly.


Features

- Fast access time
 - TC551664J -15 15ns (max.)
 - TC551664J -20 20ns (max.)
 - TC551664J -25 25ns (max.)
- Low power dissipation
 - Standby: 1mA (max.)
- Single 5V power supply: $5V \pm 10\%$
- Fully static operation
- Inputs and outputs TTL compatible
- Output buffer control: $\overline{OE}$
- Data byte controls: $\overline{LB}$, $\overline{UB}$
- Package: SOJ44-P-400


Pin Names

A0 ~ A15	Address Inputs
I/O1 ~ I/O16	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
$\overline{LB}$, $\overline{UB}$	Data Byte Control Inputs
V_{DD}	Power (+5V)
GND	Ground
NC	No Connection

Pin Connection (Top View)



Block Diagram



Operating Mode

MODE \ PIN	CE	OE	WE	LB	UB	I/O1 ~ I/O8	I/O9 ~ I/O16	POWER
Read	L	L	H	L	L	Output	Output	I_{DDO}
				H	L	High Impedance	Output	I_{DDO}
				L	H	Output	High Impedance	I_{DDO}
Write	L	*	L	L	L	Input	Input	I_{DDO}
				H	L	High Impedance	Input	I_{DDO}
				L	H	Input	High Impedance	I_{DDO}
Output Disable	L	H	H	*	*	High Impedance	High Impedance	I_{DDO}
	L	*	*	H	H	High Impedance	High Impedance	I_{DDO}
Standby	H	*	*	*	*	High Impedance	High Impedance	I_{DDs}

*H or L

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V_{IN}	Input Voltage	-2.0* ~ 7.0	V
V_{IO}	Input/Output Voltage	-0.5* ~ $V_{DD} + 0.5$	V
P_D	Power Dissipation	1.5	W
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T_{STRG}	Storage Temperature	-65 ~ 150	°C
T_{OPR}	Operating Temperature	-10 ~ 85	°C

*-3V with a pulse width of 10ns

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	–	$V_{DD} + 0.5$	V
V_{IL}	Input Low Voltage	-0.5*	–	0.8	V

* -3V with a pulse width of 10ns

DC Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}		—	—	±10	μA
I _{LO}	Output Leakage Current	CE = V _{IH} or WE = V _{IL} or OE = V _{IH} V _{OUT} = 0 ~ V _{DD}		—	—	±10	μA
I _{OH}	Output High Current	V _{OH} = 2.4V		-4	—	—	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V		8	—	—	mA
I _{DDO}	Operating Current	CE = V _{IL} , I _{OUT} = 0mA, Other Inputs = V _{IH} /V _{IL}	t _{cycle} = 15ns	—	—	260	mA
			t _{cycle} = 20ns	—	—	220	
			t _{cycle} = 25ns	—	—	200	
			t _{cycle} = 30ns	—	—	180	
			t _{cycle} = 50ns	—	—	150	
I _{DDS1}	Standby Current	CE = V _{IH} , Other Inputs = V _{IH} /V _{IL}		—	—	30	mA
I _{DDS2}		CE = V _{DD} - 0.2V Other Inputs = V _{DD} - 0.2V or 0.2V		—	—	1	

Capacitance* ($T_a = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	6	pF
C_{IO}	Input/Output Capacitance	$V_{IO} = \text{GND}$	8	pF

*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C⁽¹⁾, V_{DD} = 5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC551664J -15		TC551664J -20		TC551664J -25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	15	—	20	—	25	—	ns
t _{ACC}	Address Access Time	—	15	—	20	—	25	
t _{CO}	$\overline{\text{CE}}$ Access Time	—	15	—	20	—	25	
t _{OE}	$\overline{\text{OE}}$ Access Time	—	8	—	10	—	12	
t _{BA}	$\overline{\text{UB}}, \overline{\text{LB}}$ Access Time	—	8	—	10	—	12	
t _{OH}	Output Data Hold Time from Address Change	5	—	5	—	5	—	
t _{COE}	Output Enable Time from $\overline{\text{CE}}$	5	—	5	—	5	—	
t _{OEE}	Output Enable Time from $\overline{\text{OE}}$	1	—	1	—	1	—	
t _{BE}	Output Enable Time from $\overline{\text{UB}}, \overline{\text{LB}}$	1	—	1	—	1	—	
t _{COD}	Output Disable Time from $\overline{\text{CE}}$	—	8	—	8	—	8	
t _{ODO}	Output Disable Time from $\overline{\text{OE}}$	—	8	—	8	—	8	
t _{BD}	Output Disable Time from $\overline{\text{UB}}, \overline{\text{LB}}$	—	8	—	8	—	8	

Write Cycle

SYMBOL	PARAMETER	TC551664J -15		TC551664J -20		TC551664J -25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	15	—	20	—	25	—	ns
t _{WP}	Write Pulse Width	9	—	10	—	12	—	
t _{CW}	Chip Enable to End of Write	12	—	13	—	15	—	
t _{BW}	$\overline{\text{UB}}, \overline{\text{LB}}$ Enable to End of Write	9	—	12	—	14	—	
t _{AW}	Address Valid to End of Write	9	—	12	—	14	—	
t _{AS}	Address Setup Time	0	—	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	0	—	
t _{DS}	Data Setup Time	8	—	10	—	10	—	
t _{DH}	Data Hold Time	0	—	0	—	0	—	
t _{OEw}	Output Enable Time from $\overline{\text{WE}}$	1	—	1	—	1	—	
t _{ODw}	Output Disable Time from $\overline{\text{WE}}$	—	8	—	8	—	8	

AC Test Conditions

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1








Figure 1.

Timing Waveforms

Read Cycle ⁽²⁾Write Cycle 1 ⁽⁵⁾ ($\overline{WE}$ Controlled)

Write Cycle 2 ⁽⁵⁾ ($\overline{\text{CE}}$ Controlled)Write Cycle 3 ⁽⁵⁾ ($\overline{\text{UB}}, \overline{\text{LB}}$ Controlled)

Notes:

1. The operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2. $\overline{WE}$ is high for read cycles.
3. If the $\overline{CE}$ low transition occurs coincident with or after the $\overline{WE}$ low transition, outputs remain in a high impedance state.
4. If the $\overline{CE}$ high transition occurs coincident with or prior to the $\overline{WE}$ high transition, outputs remain in a high impedance state.
5. If $\overline{OE}$ is high during a write cycle, the outputs are in a high impedance state during this period.
6. The following parameters are measured using the load shown in Fig. 1.
 - (A) t_{COE} , t_{OEE} , t_{BE} , t_{CEW} Output Enable Time
 - (B) t_{COD} , t_{ODD} , t_{BD} , t_{DPW} Output Disable Time

