


CIPS305MS5A

The CIPS 305MS5A is a contact type linear image sensor module. The device includes rod lens array, LED array and driving circuit. The device contains a row of 4678 photodiodes which provides 400 dots/Inch resolution across A3 size (297mm) document. The CIPS 305MS5A remarkably contributes to the realization of compact size copying machine and scanner.



- . Effective Sensing Length: 297mm
- . resolution : 400 DPI
- . sensor : TCD120AC
- . Optical System : Rod lens Array (Depth of field: $\pm 0.3\text{mm}$)
- . Illumination : Yellow-Green LED Array
- . Signal output : Digital 8 bit



MAXIMUM RATINGS (Note 1)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Digital Supply Voltage	V_{DS}	-0.5~7.0	V
Analog Supply Voltage	$+V_{AS}$	0~15.0	V
Analog Supply Voltage	$-V_{AS}$	-13~0	V
Input Pulse Voltage	V_{IN}	-0.5~ $V_{DS}+0.5$	V
Operating Temperature	T_{opr}	0~50	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	-20~60	$^{\circ}\text{C}$


(Note 1): All voltage are respect to GND.

CIPS305MS5A

I/O DRAWING



BLOCK DIAGRAM



CIPS305MS5A

CONNECTOR PIN ARAY

NO.	SYMBOL	PIN NAME	I/O	REMARKS
1	-V _{AS}	Analog Power Supply	-	-12V
2	-V _{AS}	Analog Power Supply	-	-12V
3	+V _{AS}	Analog Power Supply	-	+12V
4	+V _{AS}	Analog Power Supply	-	+12V
5	GND	Ground	-	
6	GND	Ground	-	
7	V _{DS}	Digital Power Supply	-	+5V
8	GND	Ground	-	
9	V _{DS}	Digital Power Supply	-	+5V
10	CLK	Master Clock Pulse	I	8MHz
11	$\overline{\text{LST}}$	Line Start Pulse	I	
12	$\overline{\text{LEDC}}$	LED Control Pluse	I	
13	MCON3	Line Memory Control	I	
14	MCON2	Line Memory Control	I	
15	MCON1	Line Memory Control	I	
16	GND	Ground	-	
17	SD8	Signal Output	O	MSB
18	SD7	Signal Output	O	
19	SD6	Signal Output	O	
20	SD5	Signal Output	O	
21	SD4	Signal Output	O	
22	SD3	Signal Output	O	
23	SD2	Signal Output	O	
24	SD1	Signal Output	O	LSB
25	$\overline{\text{DCLK}}$	Data Clock Pulse	O	2MHz
26	NC	No Connect	-	

CONNECTOR : HIF3F-26PA-2,54DS

(BY HIROSE ELECTRIC CO., LTD.)

OPTICAL/ELECTRICAL CHARACTERISTICS

(Ta=25°C, +VAS=12V, -VAS=-12V, VDS=5V, VCLK=VLST=5V (PULSE))
 fDCLK=2MHz, tINT (INTEGRATION TIME)=2.64 msec

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
White Level Output	SD _W	(1), (2)	-	-	213	LSB
Black Level Output	SD _B	(2), (3)	0	-	-	LSB
Photo Response Non Uniformity	PRNU	(1), (5)	-	-	20	%
Modulation Transfer Function	MTF	(4), (5)	40	60	-	%
Digital Output H-Level Voltage	V _{SDH}	I _{SDH} =-20μA	4.9	5	-	V
Digital Output L-Level Voltage	V _{SDL}	I _{SDL} =20μA	-	0	0.1	V
Analog Current Dissipation	+I _{AS}		-	250	300	mA
Analog Current Dissipation	-I _{AS}		-	600	720	mA
Digital current Dissipation	I _{DS}		-	200	240	mA

TEST CONDITION

- (1) Measured by white paper (OD=0.07).
- (2) Defined as Valid data (S1~S4678)
- (3) LED array is off and out light is shutout.
- (4) Measured by 200 cycles/inch pattern.
- (5) PRNU and MTF is defined as follows, (S1~S4678)

$$PRNU = \frac{SD_{max} - SD_{min}}{SD_{max} + SD_{min}} \times 100 (\%)$$

But SD_{max} and SD_{min} are shown in fig. 1.




fig. 1 PRNU test condition

$$MTF = \frac{SD'_{max} - SD'_{min}}{SD'_{max} + SD'_{min}} \times 100 (\%)$$

But, SD'_{max} and SD'_{min} are shown in fig. 2.




fig. 2 MTF test condition


OPERATING CONDITION ($T_a=25^\circ\text{C}$)

CHARACTERISTIC		SYMBOL	MIN.	TYP.	MAX.	UNIT
Master Clock Pulse Voltage	H-Level	V_{CLK}	$V_{DS}-1$	-	$V_{DS}-1$	V
	L-Level		0	0.2	0.5	
Line Start Pulse Voltage	H-Level	V_{LST}	$V_{DS}-1$		$V_{DS}-1$	V
	L-Level		0	0.2	0.5	
Line Memory Control Voltage	H-Level	V_{MCON}	$V_{DS}-1$	-	$V_{DS}-1$	V
	L-Level		0	0.2	0.5	
LED Control Voltage (Note 2)	H-Level	V_{LEDC}	$V_{DS}-1$	-	$V_{DS}-1$	V
	L-Level		0	0.2	0.5	
Digital Supply Voltage		V_{DS}	4.5	5	5.5	V
Analog Supply Voltage		$+V_{AS}$	11.5	12	12.5	V
Analog Supply Voltage		$-V_{AS}$	-12.5	-12	-11.5	V
Master Clock Frequency		f_{CLK}	-	8	-	MHz

(Note 2): LED Control Voltage H-Level ... LED Arrays off

L-Level ... LED Arrays on


LOCATION OF CCD CHIPS



(Photo Sensitive Side)


ARRANGEMENT OF ELEMENTS BETWEEN CHIPS

Unit: mm




APPRANGEMENT OF ELEMENT ON ONE CHIP


(ORIGINAL)




(ASSIGNMENT)



TIMING REQUIREMENTS (1)




* When $\overline{\text{LST}}$ is L-level, $\overline{\text{DCLK}}$ is H-level.



CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
CLK Period	t1	125	125	-	ns
CLK H-Level Period	t2	30	55	-	ns
CLK L-Level Period	t3	30	55	-	ns
CLK-DCLK Pulse Timing	t4	-	100	-	ns
$\overline{\text{LST}}$ Pulse Period	t5	50	240	-	ns
CLK-LST Pulse Timing	t6	10	-	-	ns
CLK-LST Pulse Timing	t7	10	-	-	ns
Digital Output Delay	t8	-	100	-	ns

TIMING REQUIREMENTS (2)



CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Integration Time	t_9	-	2.64	-	ms

MEMORY CONTROL MODE SELECT OPTION

MODE	CONDITION			SCANNING SPEED ($\mu\text{m}/\text{SCAN}$)	REMARKS
	MCON3	MCON2	MCON1		
0	L	L	L	-	
1	L	L	H	254	(Note 3)
2	L	H	L	127	(Note 3)
3	L	H	H	84.7	(Note 3)
4	H	L	L	63.5	Normal Mode
5	H	L	H	50.8	(Note 4)
6	H	H	L	42.3	(Note 4)
-	H	H	H	-	Prohibition

(Note 3): This mode can be used reduced application.

(Note 4): This mode can be used magnifying application.

CAUTIONS

- (1) Individual supply voltages must be sufficient to carry the load.
- (2) Input/Output connector must not be connected in reverse.
- (3) The rod lens array can be cleaned by gently rubbing the surface with cotton soaked in alcohol.
- (4) The Contact Image Sensor should not be subject to mechanical shock. Shock or dropping could damage the optical system or the internal Image Sensor.

DIMENSIONAL OUTLINE

Unit: mm

