Features

All information in this data sheet is preliminary and subject to change.



# 7/92 EVALUATION KIT AVAILABLE

# 500ksps, 12-Bit Sampling ADCs with Track/Hold and Reference

### **General Description**

The MAX120 and MAX122, BiCMOS, sampling 12-bit analog-to-digital converters (ADCs) combine an on-chip track/hold (T/H) and a low-drift voltage reference with fast conversion speeds and low power consumption. The T/H's 350ns acquisition time combined with the MAX120's 1.6µs conversion time results in throughputs as high as 500k samples per second (ksps). Throughput rates of 333ksps are possible with the 2.6us conversion time of the MAX122.

The MAX120/MAX122 accept analog input voltages from -5V to +5V. The only external components needed are decoupling capacitors for the power-supply and reference voltages. The MAX120 operates with TTL-compatible clocks in the 0.1MHz to 8MHz frequency range. The MAX122 accepts 0.1MHz to 5MHz clock frequencies.

The MAX120/MAX122 employ a standard microprocessor (µP) interface. 3-state data outputs are configured to operate with 12-bit data buses. Data-access and busrelease timing specifications are compatible with most popular µPs without resorting to wait states. All logic inputs and outputs are TTL/CMOS compatible.

### **Applications**

Digital-Signal Processing Audio and Telecom Processing

Speech Recognition and Synthesis


High-Speed Data Acquisition

Spectrum Analysis


## 12-Bit Resolution

- No Missing Codes Over Temperature
- 20ppm<sup>\*</sup>/C, -5V Internal Reference
- 1.6µs Conversion Time/500ksps Throughput
- ♦ 2.6µs Conversion Time/333ksps Throughput (MAX122)
- **♦** Low Noise and Distortion: 70 dB Min SINAD; -77 dB Max THD (MAX122)
- ♦ Low Power Dissipation: 210mW
- Separate Track/Hold Control Input
- Continuous-Conversion Mode Available
- ◆ ±5V Input Range, Overvoltage Tolerant to ±15V
- ◆ 24-Pin Narrow DIP and Wide SO Packages

# Pin Configuration



### Functional Diagram



# 500ksps 12-Bit ADCs with Track/Hold and Reference

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to DGND
Vss to DGND
AIN to AGND
AGND to DGND
Digital Inputs/Outputs to DGND0.3V to (V <sub>DD</sub> + 0.3V)
Continuous Power Dissipation (T <sub>A</sub> = +70°C)
Plastic DIP (derate 8.70mW/°C above +70°C) 727mW
SO (derate 11.76mW/°C above +70°C) 941mW
CFRDIP (derate 12 50W/°C above +70°C) 1000mW

Operating Temperature Ranges:
MAX12_C 0°C to +70°C
MAX12_E40°C to +85°C
MAX12_MRG55°C to +125°C
Storage Temperature Range65°C to +160°C
Lead Temperature (soldering, 10 sec) +300°C

Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +4.75V \text{ to } +5.25V, V_{SS} = -10.8V \text{ to } -15.75V, f_{CLK} = 8MHz \text{ for MAX120 and 5MHz for MAX122, } T_{A} = T_{MIN} \text{ to } T_{MAX}.$  unless otherwise noted.)

PARAMETER	SYMBOL	CC	MIN	TYP	MAX	UNITS	
ACCURACY							
Resolution	RES			12			Bits
Differential Nonlinearity (Note 1)	DNII	No missing codes	MAX122A			±3/4	LSB
	DNL	over temp range	MAX120, MAX122B			±1	LOB
	18.11		MAX122A			±3/4	LSB
Integral Non-linearity (Note 1)	INL		MAX120, MAX122B			±1	LOB
Pipelar Zara Error (Note 1)		Code 0000 to 000	01 transition, near AIN = 0V			±3	LSB
Bipolar Zero Error (Note 1)		Temperature drift			±0.005		LSB/°C
Full-Scale Error (Notes 1, 2)		Including reference error: T <sub>A</sub> = +25°C			±8	LSB	
Full-Scale Temperature Drift		Excluding reference		±1		ppm/°C	
		V <sub>DD</sub> only, 5V to ±5%			±1/4	±3/4	LSB
Power-Supply Rejection Ratio (Change in FS, Note 3)	PSRR	Vss only, -12V to ±10%			±1/4	±1	
(		Vss only, -15V to ±5		±1/4	±1		
ANALOG INPUT							
Input Range				-5		+5	٧
Input Current		AIN = +5V (approxi	mately 6kΩ to REF)			2.5	mA
Input Capacitance (Note 4)						10	pF
Full-Power Input Bandwidth					1.5		MHz
REFERENCE							
Output Voltage		No external load, Al	-5.02		-4.98	V	
External Load Regulation		0mA < ISINK < 5mA			5	<sub>l</sub> mV	
Temperature Drift (Note 5)		MAX12_C/E				±20	ppm/°C
		MAX12_M				±25	ррпі, С
		V <sub>DD</sub> only, +5V to ±5	%		0.6		
Supply Rejection		Vss only, -12V to ±10%			0.6		mV
		Vss only, -15V to ±5	%		0.6		

# 500ksps, 12-Bit Sampling ADCs with Track/Hold and Reference

### **ELECTRICAL CHARACTERISTICS (continued)**

(VDD = +4.75V to +5.26V, VSS = -10.8V to -15.75V, fCLK = 8MHz for MAX120 and 5MHz for MAX122, TA = TMIN to TMAX. unless otherwise noted.)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (MAX (MAX	120: fs = 500 122: fs = 333	kHz, AIN ≃ ±5Vp-p, 10 kHz, AIN ≈ ±5Vp-p,	00kHz, Note 4) 50kHz, Note 4)				
Signal-to-Noise Plus Distortion	S/(N+D)	MAX120	<del></del>	69	70		۳۵
Signal-to-Noise Flus Distortion	3/(14+D)	MAX122		70	71.5		dB
Total Harmonic Distortion	TUD	MAX120		-80	-75	dB	
(First Five Harmonics)						-77	uв
Spurious-Free Dynamic Range	SFDR	MAX120	75	80		dB	
Spurious-i ree Dynamic Hange	3FDN	MAX122		77	82		uБ
Intermodulation Distribution	IMD	MAX120 fa = 98kHz,	fB = 102kHz		-75		
(2nd-Order Terms)	טואוו	MAX122 fA = 49kHz.		-75		dB	
CONVERSION TIME							
Cynchronous	toour	1212	MAX120	i		1.63	
Synchronous	tCONV	13tCLK	MAX122			2.60	ļ µs
Clock Frequency	form		MAX120	0.1		8	NAL In
Clock riequency	fCLK	' '	MAX122	0.1		5 i	MHz
DIGITAL INPUTS (CLKIN, CONVS	T, RD, CS)						
Input High Voltage	ViH			2.4			V
Input Low Voltage	VIL					0.8	٧
Input Capacitance (Note 4)						10	pF
Input Current		VIN = 0V or VDD				±5	μА
DIGITAL OUTPUTS (ÎNT/BUSY, D	11-D0)						
Output Low Voltage	VOL	ISINK = 1.6mA				0.4	٧
Output High Voltage	Voн	ISOURCE = 1mA		V <sub>DD</sub> - 0.5			٧
Leakage Current	ILKG	VIN = 0V or VDD, D1	1-D0			±5	<u>μ</u> Α
Output Capacitance (Note 4)						10	pF
POWER REQUIREMENTS							
Positive Supply Voltage	VDD	Guaranteed by supp	4.75		5.25	V	
Negative Supply Voltage	Vss	Guaranteed by supp	-10.80		-15.75	٧	
Positive Supply Current	aal	<u>Vod</u> = 5.25 <u>V, Vss = 5.25</u> <u>V = CONVST</u>		9	15	mA	
Negative Supply Current	Iss	V <sub>DD</sub> = 5.25V, V <sub>SS</sub> = CS = RD = CONVST	15.75V, AIN = 0V, = OV, MODE = 5V		14	20	mA
Power Dissipation		VDD = 5V, Vss = -12 CS = RD = CONVST	V, AIN = 0V, = OV, MODE = 5V		210	315	mW

Note 1: These tests are performed at V<sub>DD</sub> = 5V, V<sub>SS</sub> = -15V. Operation over supply is guaranteed by supply rejection tests.

Note 2: Ideal full-scale transition is at +5V -3/2LSB = +4.9963V, adjusted for offset error.

Note 3: Supply rejection defined as change in full-scale transition voltage with the specified change in supply voltage = (FS at nominal supply) - (FS at nominal supply) - (FS at nominal supply ± tolerance), expressed in LSBs.

Note 4: For design guidance only, not tested.

Note 5: Temperature drift is defined as the change in output voltage from +25°C to T<sub>MIN</sub> or T<sub>MAX</sub>. It is calculated as TC = (ΔVREF)/VREF) /ΔT)

# 500ksps 12-Bit ADCs with Track/Hold and Reference

### **TIMING CHARACTERISTICS**

(VDD = 5V, VSS = -12V or -15V, 100% tested, TA = TMIN to TMAX, unless otherwise noted.) (Note 6)

PARAMETER	SYMBOL	CONDITIONS	TA = +25°C			MAX12_C/E			MAX12_M			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	мах	ONIS
CS to RD Setup Time	tcs		0			0			0			ns
CS to RD Hold Time	tсн		0			0			0			ns
CONVST Pulse Width	tcw		30			30			30			ns
RD Pulse Width	tRW		tDA			tDA			tDA			ns
Data-Access Time	tDA	C <sub>L</sub> = 100pF	i	40	75			100			120	ns
Bus-Relinquish Time	tDH			30	50			65			80	ns
RD or CONVST to BUSY	tBo	C <sub>L</sub> = 50pF		30	75			100			120	ns
CLKIN to BUSY or INT	t <sub>B1</sub>	C <sub>L</sub> = 50pF		70	110	<u> </u>		150			180	ns
CLKIN to BUSY Low	tB2	In Mode 5	!	45	90			120	l L		150	ns
RD to INT High	tıн	CL = 50pF	!	30	50			75			90	ns
BUSY or INT to Data Valid	tBD	C <sub>L</sub> (Data) = 100pF, C <sub>L</sub> (INT, BUSY) = 50pF			20			30			35	ns
Acquisition Time (Note 7)	taq		350			350			400			ns
Aperture Delay (Note 7)	tap			10								ns
Aperture Jitter (Note 7)	:			30								ps
Clock Setup/Hold Time (Note 7)	tck		10		50	10		50	10		50	ns

Note 6: Control inputs specified with fr = tf = 5ns (10% to 90% of +5V) and timed from a 1.6V voltage level. Output delays are measured to +0.8V if going low, or +2.4V if going high—For bus-relinquish time, a change of 0.5V is measured. See Figures 1 and 2 for load circuits.

Note 7: For design guidance only, not tested.