

# ADVANCE INFORMATION

All information in this data sheet is preliminary and subject to change.

7/92

EVALUATION KIT  
AVAILABLE

# MAXIM

## 500ksps, 12-Bit Sampling ADCs with Track/Hold and Reference

### General Description

The MAX120 and MAX122, BiCMOS, sampling 12-bit analog-to-digital converters (ADCs) combine an on-chip track/hold (T/H) and a low-drift voltage reference with fast conversion speeds and low power consumption. The T/H's 350ns acquisition time combined with the MAX120's 1.6 $\mu$ s conversion time results in throughputs as high as 500k samples per second (ksps). Throughput rates of 333ksps are possible with the 2.6 $\mu$ s conversion time of the MAX122.


The MAX120/MAX122 accept analog input voltages from -5V to +5V. The only external components needed are decoupling capacitors for the power-supply and reference voltages. The MAX120 operates with TTL-compatible clocks in the 0.1MHz to 8MHz frequency range. The MAX122 accepts 0.1MHz to 5MHz clock frequencies.

The MAX120/MAX122 employ a standard microprocessor ( $\mu$ P) interface. 3-state data outputs are configured to operate with 12-bit data buses. Data-access and bus-release timing specifications are compatible with most popular  $\mu$ Ps without resorting to wait states. All logic inputs and outputs are TTL/CMOS compatible.

### Applications

Digital-Signal Processing  
Audio and Telecom Processing  
Speech Recognition and Synthesis  
High-Speed Data Acquisition  
Spectrum Analysis


### Pin Configuration



### Features

- ◆ 12-Bit Resolution
- ◆ No Missing Codes Over Temperature
- ◆ 20ppm/ $^{\circ}$ C, -5V Internal Reference
- ◆ 1.6 $\mu$ s Conversion Time/500ksps Throughput (MAX120)
- ◆ 2.6 $\mu$ s Conversion Time/333ksps Throughput (MAX122)
- ◆ Low Noise and Distortion:  
70 dB Min SINAD;  
-77 dB Max THD (MAX122)
- ◆ Low Power Dissipation: 210mW
- ◆ Separate Track/Hold Control Input
- ◆ Continuous-Conversion Mode Available
- ◆  $\pm$ 5V Input Range, Overvoltage Tolerant to  $\pm$ 15V
- ◆ 24-Pin Narrow DIP and Wide SO Packages

### Functional Diagram



MAX120/MAX122

7

# 500ksps 12-Bit ADCs with Track/Hold and Reference

## ABSOLUTE MAXIMUM RATINGS

V <sub>DD</sub> to DGND	-0.3V to +6V
V <sub>SS</sub> to DGND	+0.3V to -17V
AIN to AGND	±15V
AGND to DGND	±0.3V
Digital Inputs/Outputs to DGND	-0.3V to (V <sub>DD</sub> + 0.3V)
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
Plastic DIP (derate 8.70mW/°C above +70°C)	727mW
SO (derate 11.76mW/°C above +70°C)	941mW
CERDIP (derate 12.50W/°C above +70°C)	1000mW

### Operating Temperature Ranges:

MAX12_C	0°C to +70°C
MAX12_E	-40°C to +85°C
MAX12_MRG	-55°C to +125°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 10 sec)	+300°C

Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(V<sub>DD</sub> = +4.75V to +5.25V, V<sub>SS</sub> = -10.8V to -15.75V, f<sub>CLK</sub> = 8MHz for MAX120 and 5MHz for MAX122, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>ACCURACY</b>						
Resolution	RES		12			Bits
Differential Nonlinearity (Note 1)	DNL	No missing codes over temp range			±3/4	LSB
					±1	
Integral Non-linearity (Note 1)	INL				±3/4	LSB
					±1	
Bipolar Zero Error (Note 1)		Code 00.00 to 00.01 transition, near AIN = 0V			±3	LSB
		Temperature drift			±0.005	LSB/°C
Full-Scale Error (Notes 1, 2)		Including reference; adjusted for bipolar zero error: T <sub>A</sub> = +25°C			±8	LSB
Full-Scale Temperature Drift		Excluding reference			±1	ppm/°C
Power-Supply Rejection Ratio (Change in FS, Note 3)	PSRR	V <sub>DD</sub> only, 5V to ±5%		±1/4	±3/4	LSB
		V <sub>SS</sub> only, -12V to ±10%		±1/4	±1	
		V <sub>SS</sub> only, -15V to ±5%		±1/4	±1	
<b>ANALOG INPUT</b>						
Input Range			-5		+5	V
Input Current		AIN = +5V (approximately 6kΩ to REF)			2.5	mA
Input Capacitance (Note 4)					10	pF
Full-Power Input Bandwidth				1.5		MHz
<b>REFERENCE</b>						
Output Voltage		No external load, AIN = 5V, T <sub>A</sub> = +25°C	-5.02		-4.98	V
External Load Regulation		0mA < I <sub>SINK</sub> < 5mA, AIN = 0V			5	mV
Temperature Drift (Note 5)		MAX12_C/E			±20	ppm/°C
		MAX12_M			±25	
Supply Rejection		V <sub>DD</sub> only, +5V to ±5%		0.6		mV
		V <sub>SS</sub> only, -12V to ±10%		0.6		
		V <sub>SS</sub> only, -15V to ±5%		0.6		

# 500ksps, 12-Bit Sampling ADCs with Track/Hold and Reference

MAX120/MAX122

## ELECTRICAL CHARACTERISTICS (continued)

(V<sub>DD</sub> = +4.75V to +5.25V, V<sub>SS</sub> = -10.8V to -15.75V, f<sub>CLK</sub> = 8MHz for MAX120 and 5MHz for MAX122, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DYNAMIC PERFORMANCE</b> (MAX120: f <sub>S</sub> = 500kHz, A <sub>IN</sub> = ±5Vp-p, 100kHz, Note 4) (MAX122: f <sub>S</sub> = 333kHz, A <sub>IN</sub> = ±5Vp-p, 50kHz, Note 4)						
Signal-to-Noise Plus Distortion	S/(N+D)	MAX120	69	70		dB
		MAX122	70	71.5		
Total Harmonic Distortion (First Five Harmonics)	THD	MAX120		-80	-75	dB
		MAX122		-82	-77	
Spurious-Free Dynamic Range	SFDR	MAX120	75	80		dB
		MAX122	77	82		
Intermodulation Distribution (2nd-Order Terms)	IMD	MAX120 f <sub>A</sub> = 98kHz, f <sub>B</sub> = 102kHz		-75		dB
		MAX122 f <sub>A</sub> = 49kHz, f <sub>B</sub> = 51kHz		-75		
<b>CONVERSION TIME</b>						
Synchronous	t <sub>CONV</sub>	13t <sub>CLK</sub>	MAX120		1.63	μs
			MAX122		2.60	
Clock Frequency	f <sub>CLK</sub>		MAX120	0.1	8	MHz
			MAX122	0.1	5	
<b>DIGITAL INPUTS</b> (CLKIN, CONVST, RD, CS)						
Input High Voltage	V <sub>IH</sub>		2.4			V
Input Low Voltage	V <sub>IL</sub>				0.8	V
Input Capacitance (Note 4)					10	pF
Input Current		V <sub>IN</sub> = 0V or V <sub>DD</sub>			±5	μA
<b>DIGITAL OUTPUTS</b> (INT/BUSY, D11-D0)						
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1.6mA			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1mA	V <sub>DD</sub> - 0.5			V
Leakage Current	I <sub>LKG</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub> , D11-D0			±5	μA
Output Capacitance (Note 4)					10	pF
<b>POWER REQUIREMENTS</b>						
Positive Supply Voltage	V <sub>DD</sub>	Guaranteed by supply rejection test	4.75		5.25	V
Negative Supply Voltage	V <sub>SS</sub>	Guaranteed by supply rejection test	-10.80		-15.75	V
Positive Supply Current	I <sub>DD</sub>	V <sub>DD</sub> = 5.25V, V <sub>SS</sub> = -15.75V, A <sub>IN</sub> = 0V, CS = RD = CONVST = 0V, MODE = 5V		9	15	mA
Negative Supply Current	I <sub>SS</sub>	V <sub>DD</sub> = 5.25V, V <sub>SS</sub> = -15.75V, A <sub>IN</sub> = 0V, CS = RD = CONVST = 0V, MODE = 5V		14	20	mA
Power Dissipation		V <sub>DD</sub> = 5V, V <sub>SS</sub> = -12V, A <sub>IN</sub> = 0V, CS = RD = CONVST = 0V, MODE = 5V		210	315	mW

**Note 1:** These tests are performed at V<sub>DD</sub> = 5V, V<sub>SS</sub> = -15V. Operation over supply is guaranteed by supply rejection tests.

**Note 2:** Ideal full-scale transition is at +5V -3/2LSB = +4.9963V, adjusted for offset error.

**Note 3:** Supply rejection defined as change in full-scale transition voltage with the specified change in supply voltage = (FS at nominal supply) - (FS at nominal supply ± tolerance), expressed in LSBs.

**Note 4:** For design guidance only, not tested.

**Note 5:** Temperature drift is defined as the change in output voltage from +25°C to T<sub>MIN</sub> or T<sub>MAX</sub>. It is calculated as TC = (ΔV<sub>REF</sub>/V<sub>REF</sub>)/ΔT)

# 500ksps 12-Bit ADCs with Track/Hold and Reference

## TIMING CHARACTERISTICS

(V<sub>DD</sub> = 5V, V<sub>SS</sub> = -12V or -15V, 100% tested, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Note 6)

PARAMETER	SYMBOL	CONDITIONS	T <sub>A</sub> = +25°C			MAX12_C/E			MAX12_M			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
CS to RD Setup Time	t <sub>CS</sub>		0			0			0			ns
CS to RD Hold Time	t <sub>CH</sub>		0			0			0			ns
CONVST Pulse Width	t <sub>CW</sub>		30			30			30			ns
RD Pulse Width	t <sub>RW</sub>		t <sub>DA</sub>			t <sub>DA</sub>			t <sub>DA</sub>			ns
Data-Access Time	t <sub>DA</sub>	C <sub>L</sub> = 100pF		40	75			100			120	ns
Bus-Relinquish Time	t <sub>DH</sub>			30	50			65			80	ns
RD or CONVST to BUSY	t <sub>B0</sub>	C <sub>L</sub> = 50pF		30	75			100			120	ns
CLKIN to BUSY or INT	t <sub>B1</sub>	C <sub>L</sub> = 50pF		70	110			150			180	ns
CLKIN to BUSY Low	t <sub>B2</sub>	In Mode 5		45	90			120			150	ns
RD to INT High	t <sub>IH</sub>	C <sub>L</sub> = 50pF		30	50			75			90	ns
BUSY or INT to Data Valid	t <sub>BD</sub>	C <sub>L</sub> (Data) = 100pF C <sub>L</sub> (INT, BUSY) = 50pF			20			30			35	ns
Acquisition Time (Note 7)	t <sub>AQ</sub>			350				350			400	ns
Aperture Delay (Note 7)	t <sub>AP</sub>			10								ns
Aperture Jitter (Note 7)				30								ps
Clock Setup/Hold Time (Note 7)	t <sub>CK</sub>		10		50	10		50	10		50	ns

**Note 6:** Control inputs specified with t<sub>r</sub> = t<sub>f</sub> = 5ns (10% to 90% of +5V) and timed from a 1.6V voltage level. Output delays are measured to +0.8V if going low, or +2.4V if going high. For bus-relinquish time, a change of 0.5V is measured. See Figures 1 and 2 for load circuits.

**Note 7:** For design guidance only, not tested.