High Performance 1024x8 Registered PROM

53/63RS881 53/63RS881A

Features/Benefits

- Edge triggered "D" registers
- . Synchronous and asynchronous enables
- Versatile 1:16 initialization words
- . 8-bit-wide in 24-pin SKINNYDIP® for high board density
- · Simplifies system timing
- Faster cycle times
- 16 mA IOL output drive capability
- Reliable titanium-tungsten fuses (TiW), with programming yields typically greater than 98%

Applications

- · Microprogram control store
- State sequencers
- Next address generation
- Mapping PROM

Description

The 53/63RS881 and 53/63RS881A are 1Kx8 PROMs with onchip "D" type registers, versatile output enable control through synchronous and asynchronous enable inputs, and flexible start up sequencing through programmable initialization.

Data is transferred into the output registers on the rising edge of the clock. Provided that the asynchronous (\overline{E}) and synchronous (\overline{E}) enables are low, the data will appear at the outputs. Prior to

Ordering Information


	MEMORY	PACI	CAGE	DEVICE TYPE				
SIZE	PERFORMANCE PINS		TYPE	MIL	COM			
8K	Standard	24	NS,JS, (NL),	53RS881	63RS881			
	Enhanced	(28)		53RS881A	63RS881A			

the positive clock edge, register data are not affected by changes in addressing or synchronous enable inputs.


Memory expansion and data control is made flexible with synchronous and asynchronous enable inputs. Outputs may be set to the high impedance state at any time by setting \overline{E} to a high or if \overline{E} S is high when the rising clock edge occurs. When V_{CC} power is first applied the synchronous enable flip-flop will be in the set condition causing the outputs to be in the high impedance state.

The flexible initialization feature allows start up and time out sequencing with 1:16 programmable words to be loaded into the output registers. With the synchronous INITIALIZE (IS) pin low, one of the 16 column words (A3-A0) will be set in the output registers independent of the row addresses (A9-A4). The unprogrammed state of $\overline{\text{IS}}$ words are low, presenting a CLEAR with $\overline{\text{IS}}$ pin low. With all $\overline{\text{IS}}$ column words (A3-A0) programmed to the same pattern, the $\overline{\text{IS}}$ function will be independent of both row and column addressing and may be used as a single pin control. With all $\overline{\text{IS}}$ words programmed high a PRESET function is performed.

Pin Configurations



Block Diagram



SKINNYDIP* is a registered trademark of Monolithic Memories

TWX: 910-338-2376



Absolute Maximum Ratings

	Operating	Programming
Supply voltage V _{CC}	0.5 V to 7 V	12 V
Input voltage	1.5 V to 7 V	
Input current30) mA to +5 mA	
Off-state output voltage	-0.5 V to 5.5 V	12 V
Storage temperature6		

Operating Conditions

SYMBOL	PARAMETER		MILITARY				COMMERCIAL				
		TYP	53RS881A		53RS881		63RS881A		63RS881		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
t _W	Width of clock (high or low)	10	20		20		20		20		ns
t _{s(A)}	Setup time from address to clock	25	40		45		30		35		ns
ts(ES)	Setup time from ES to clock	8	15		15		15		15		ns
ts(IS)	Setup time from IS to clock	20	30		35		25		30		ns
th(A)	Hold time address to clock	-5	0		0		0		0		ns
th(ES)	Hold time (ES)	-3	5		5		5		5		ns
th(IS)	Hold time (IS)	-5	0		0		0		0		ns
Vcc	Supply voltage	5	4.5	5.5	4.5	5.5	4.75	5.25	4.75	5.25	٧
TA	Operating free-air temperature	25	-55	125	- 5 5	125	0	75	0	75	°C

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAMETER		TEST CONDITION	MIN TY	P† MAX	UNIT
V _{IL}	Low-level input voltage				0.8	٧
VIH	High-level input voltage			2		٧
VIC	Input clamp voltage	V _{CC} = MIN	I ₁ = -18 mA		-1.2	V
IL	Low-level input current	V _{CC} = MAX	V _I = 0.4 V		-0.25	mA
ΉΗ	High-level input current	V _{CC} = MAX	V _I = V _{CC} MAX		40	μА
VOL	Low-level output voltage	V _{CC} = MIN	I _{OL} = 16 mA		0.5	٧
V	High-level output voltage	V _{CC} = MIN	MIL IOH = -2 mA	2.4		٧
VOH			COM I _{OH} = -3.2 mA	2.4		
^I OZL	Off state suitant surrent	V - MAY	V _O = 0.4 V		-40	
lozh	Off-state output current	V _{CC} = MAX	V _O = 2.4 V		40	μΑ
los	Output short-circuit current*	V _{CC} = 5 V	V _O = 0 V	-20	-90	mA
¹cc	Supply current	V _{CC} = MAX. AI	13	0 180	mA	


^{*} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

[†] Typicals at 5.0 V. V_{CC} and 25°C T_A.

Switching Characteristics Over Operating Conditions and using Standard Test Load

SYMBOL	PARAMETER		MILITARY								
		TYP	53R\$881A		53RS881		63RS881A		63RS881		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t CLK	Clock to output Delay	10		20		25		15		20	ns
[†] ESA	Clock to output access time (ES)	18		30		35		25		30	ns
^t ESR	Clock to output recovery time (ES)	17		30		35		25		30	ns
t _{EA}	Enable to output access time (E)	18		30		35		25		30	ns
^t ER	Disable to output recovery time (E)	17		30		35		25		30	ns

Definition of Waveforms




NOTES: 1. Input pulse amplitude 0 V to 3.0 V.


- 2. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 3. Input access measured at the 1.5 V level.
- 4. t_{AA} is tested with switch S $_1$ closed, $C_L = 30 \, \mathrm{pF}$ and measured at 1.5 V output level.
- 5. t_{EA} and t_{ESA} are measured at the 1.5 V output level with C_L = 30 pF. S₁ is open for high impedance to "1" test and closed for high impedance to "0" test.

 t_{ER} and t_{EA} are measured. C_L = 5 pF. S_1 is open for "1" to high impedance test, measured at V_{OH} -0.5 V output level; S_1 is closed for "0" to high impedance test measured at V_{OL} + 0.5 V output level.

Switching Test Load


Definition of Timing Diagram






WILL BE STEADY

Schematic of Inputs and Outputs





Commercial Programmers

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine,

ideally under the actual conditions of use. Each time a new board or a new programming module is inserted, the whole system should be checked. Both timing and voltages must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

PROM PROGRAMMING EQUIPMENT INFORMATION

SOURCE AND LOCATION

Data I/O Corp. 10525 Willows Rd. N.E. Redmond, WA 98073

Kontron Electronics, Inc.

630 Price Ave.

Redwood City, CA 94063

Digelec Inc.

586 Weddell Dr. Suite 1 Sunnyvale, CA 94089

Stag Microsystems Inc. 528-5 Weddell Dr.

Sunnyvale, CA 94089

Metal Mask Layout

