


32-kHz Clock CMOS IC with Digital Trimming and Alarm

Features

- 32-kHz voltage regulated oscillator
- 1.1 V to 2.2 V operating-voltage range
- Integrated capacitors for digital trimming
- Suitable for up to 12.5 pF quartz
- Trimming inputs insensitive to stray capacitance

Pad Configuration



- *) The pads for V_{DD} and OSCOUT are interchangeable per mask option
- **) The pads for ALIN/-MTEST and MOT1L are interchangeable per mask-option

Figure 4. Pad configuration

Output pulse formers

- Mask options for motor period and pulse width
- · Low resistance output for bipolar stepping motor
- Alarm function
- Motor-fast-test function

General Description

The e1467D is an integrated circuit in CMOS Silicon Gate Technology for analog clocks. It consists of a 32-kHz oscillator, frequency divider, output pulse formers, push-pull motor drivers and alarm output. Integrated capacitors are mask-selectable to accomodate the external quartz crystal. Additional capacitance can be selected through pad bonding for trimming the oscillator frequency.

Absolute Maximum Ratings

Parameters	Symbol	Value	Unit	
Supply voltage	V _{SS}	-0.3 to 5 V	V	
Input voltage range, all inputs	V _{IN}	$(V_{SS} - 0.3 \text{ V}) \le V_{IN} \le (V_{DD} + 0.3 \text{ V})$	V	
Output short circuit duration		indefinite		
Power dissipation (DIL package)	P _{tot}	125 mW	mW	
Operating ambient temperature range	T _{amb}	-20 to +70	°C	
Storage temperature range	T _{stg}	-40 to + 125	°C	
Lead temperature during soldering at 2 mm distance, 10 seconds	T _{sld}	260	°C	

Absolute maximum ratings define parameter limits which, if exceeded, may permanently change or damage the device.

All inputs and outputs in Atmel Wireless & Microcontrollers' circuits are protected against

electrostatic discharges. However, precautions to minimize the build-up of electrostatic charges during handling are recommended.

This circuit is protected against supply voltage reversal for typically 5 minutes.

Rev. A2, 15-Jan-01 245



Functional Description

Oscillator

An oscillator inverter with feedback resistor is provided for generation of the 32768 Hz clock frequency. Values for the fixed capacitors at OSCIN and OSCOUT are mask-selectable (see note 3 of operating characteristics). Four control inputs SC1 to SC4 enable the addition of integrated trimming capacitors to OSCIN and OSCOUT, providing 15 tuning steps.

Trimming Capacitors

A frequency variation of typ. 4 ppm for each tuning step is obtained by bonding the capacitor switch pads to V_{DD}. As none of these pads are bonded, the IC is in an untrimmed state. Figure 5 shows the trimming curve characteristic.

Note:

For applications which utilize this integrated trimming feature. Atmel Wireless & Microcontrollers will determine optimum values for the integrated capacitors Coscin and Coscout.

Motor Drive Output

The e1467D contains two push-pull output buffers for driving bipolar stepping motors. During a motor pulse, the n-channel device of one buffer and the p-channel device of the other buffer will be activated. Both n-channel transistor are on and conducting, between output pulses. The outputs are protected against inductive voltage spikes with diodes to both supply pins. The motor output period and pulse width are mask programmable, as listed below:

Available motor periods (T_M):

125, 250, 500 ms and 2, 16 s

Available max. pulse widths (t_M):

15, 6, 23.4, 31.25, 46.9 ms

Available motor periods for motor test (T_{MT}) :

250, 500 ms and 1 s

Note: The following constraints for combination of motor period and pulse widths have to be considered: $T_M > 4 * t_M$, $T_{MT} > 4 * t_M$ or alternatively $T_M = 2 * t_M$, $T_{MT} = 2 * t_M$

Alarm Outputs

The alarm output driver consists of push-pull stage for driving a speaker via an external bipolar transistor.

The output is configured for npn and pnp bipolar capability. The output is an alarm tone modulated by a frequency. Tone frequencies, modulation frequencies, and on/off times are selectable via the metal mask option.

Alarm Input

A debounced alarm input is provided. Alarm activation is either to V_{DD} or V_{SS} by a mask option.

Test Functions

For test purposes the ALIN/MTEST pad is open. With a high resistance probe (R \geq 10 M Ω , C \leq 20 pF), a test frequency f_{TEST} of 128 Hz can be measured at the ALIN/ MTEST pad. Connecting ALIN/MTEST (for at least 32 ms) to the opposite polarity for alarm activation changes the motor period from the selected value to T_{MT} (mask-selectable) while the pulse width remains unaffected. This feature can be used for testing the mechanical parts of the clock.




Figure 5. Functional test

Test Crystal Specification

Oscillation frequency $f_{OSC} = 32768 \text{ Hz}$ Series resistance $R_S = 30 \text{ k}\Omega$ $C_0 = 1.5 \text{ pF}$ Static capacitance $C_1 = 3.0 \text{ fF}$ Dynamic capacitance C_L optionally 10 or 12.5 pF Load capacitance



Operating Characteristics

 $V_{SS}=0,\,V_{DD}=1.5\,\,V,\,T_{amb}=+25^{\circ}C,\, unless\,\, otherwise\,\, specified\,\, All\,\, voltage\,\, levels\,\, are\,\, measured\,\, with\,\, reference\,\, to\,\, V_{SS}.\,\, Test\,\, crystal\,\, as\,\, specified\,\, below.$

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Operating voltage		V_{DD}	1.1	1.5	2.2	V
Operating temperature	ating temperature				+70	°C
Operating current	$R_1 = \infty$, note 2	I _{DD}		. 1	3	μΑ
Motor drive output					,	
Motor output current	$V_{DD} = 1.2 \text{ V}, R_1 = 200 \Omega$	I _M	±4.3			mA
Motor period		T _M	S	ee option l	ist	s
Motor period during motor test		T _{MT}	S	ms		
Motor pulse width		t _M	S	ms		
Oscillator		· · · · · ·				
Startup voltage	Within 2 s	V _{START}	1.2		2.2	V
Frequency stability	$\Delta V_{DD} = 100 \text{ mV}$ $V_{DD} = 1.1 \text{ to } 2.2 \text{ V}$	Δf/f		0.1	0.2	ppm
Integrated input capacitance	Coscin	See option list			pF	
Integrated output capacitance		Coscout	S	pF		
Input current SC1 to SC4	I _{SCINL} I _{SCINH}	1 0.05	5 0.15	25 0.5	μ Α μ Α	
Alarm/output						
Output current for driving npn-transistor	$V_{DD} = 1.2 \text{ V}$					
n-channel	el $R_3 = 100 \text{ k}\Omega$		1	3	10	μΑ
p-channel	$R_2 = 1 \text{ k}\Omega$, note 2, note 4		-0.5	-1		mA
Output current for driving pnp-transistor	$V_{DD} = 1.2 \text{ V}$				ļ 	
n-channel	$R_3 = 1 k\Omega$	I _{APn}	0.5	1	İ	mA
p-channel	R_2 = 100 kΩ, note 2, note 4	I _{APp}	-1	-2	-10	μA
Alarm options						
Tone frequency		f_A	S	Hz		
Modulation frequency		f _{MOD}	S	Hz		
On/Off time	t _{ON} /t _{OFF}	S	s			
Alarm input/motor test						
Input current	ALIN = V _{DD} , peak current	I _{AINH}	0.6	3	10	μA
Input current	ALIN = V _{SS} , peak current	I _{AINL}	-0.6	-3	-10	μΑ
Input debounce delay		t _{AIN}	23.4		31.2	ms

Note 1: Typical parameters represent the statistical mean values

Note 2: See test circuit

Note 3: Values can be selected in 1 pF steps. A total capacitance (COSCIN + COSCOUT) of 38 pF is available

Note 4: npn or pnp driving transistors defined by mask options

Note 5: I_{SCINH} is the peak current of a pulsed current with duty cycle 1:63. Average current is always smaller than 10 nA

Rev. A2, 15-Jan-01 247

Alarm output signal



9611899




Figure 6. Motor output signal during normal operation and during motor test




Figure 7. Alarm operation

 $1/f_{\hbox{MOD}}$

248 Rev. A2, 15-Jan-01






Figure 8. Typical trimming curve characteristic for T_M of 2 s

COX means frequency deviation due to production process variations.

Trimming inputs SC1 ... SC4 are binary weighted, i.e., SC1 ... SC4 = 0 corresponds to trimming step 0 SC1 ... SC4 = 1 corresponds to trimming step 15

LSB = SC1

Rev. A2, 15-Jan-01 249



Ordering Information

Table 4 Option list e1267D-

Option	Motor			Alarm						Integrated Capacitance		
	Cycle (T _M)	Pulse (t _M) ms	Test (T _{MT}) ms	Frequency Hz	Modulation Frequency Hz	On/ Off Time s	Driver Type	Activation Polarity	pF	C _{OSCIN} *) pF	C _{OSCOUT} *) pF	
-B	2	23.4	250	2048	8	0.5/ 0.5	NPN	V _{SS}	10	17	12	
-D	2	31.25	250	2048	8	0.5/ 0.5	NPN	V _{DD}	10	17	12	
-V2	0.5	23.4	250	2048	8	0.5/ 0.5	NPN	V _{SS}	12.5	20	16	
E2	: 2	46.9	250	2048	8	1/3	NPN	V _{SS}	12.5	20	16	

^{*)} on-chip stray capacitance included

Option	Pad Designation												
	Pad I	Pad 2	Pad 3	Pad 4	Pad 5	Pad 6	Pad 7	Pad 8	Pad 9	Pad 10	Pad 11	Pad 12	Pad 13
-B	OSCIN	V_{DD}	ALOUT	мот2	моті	MOT1	ALIN/ MTEST	V_{SS}	OSC- OUT	SC4	SC3	SC2	SC1
-D	OSCIN	OSC- OUT	ALOUT	мот2	MOT1	MOT1	ALIN/ MTEST	V _{SS}	V _{DD}	SC4	SC3	SC2	SCI
-V2	OSCIN	V_{DD}	ALOUT	мот2	MOT1	MOTI	ALIN/ MTEST	V _{SS}	OSC- OUT	SC4	SC3	SC2	SC1
-D	OSCIN	OSC- OUT	ALOUT	MOT2	моті	ALIN/ TEST	моті	V _{SS}	V _{DD}	SC4	SC3	SC2	SCI