

GAL18V10

High Performance E²CMOS PLD Generic Array Logic™

Features


- HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY
- 7.5 ns Maximum Propagation Delay
- Fmax = 111 MHz
- 5.5 ns Maximum from Clock Input to Data Output
- **TTL Compatible 16 mA Outputs**
- UltraMOS[®] Advanced CMOS Technology
- LOW POWER CMOS
 - 75 mA Typical lcc
- ACTIVE PULL-UPS ON ALL PINS
- E² CELL TECHNOLOGY
 - **Reconfigurable Logic**
 - Reprogrammable Cells
 - 100% Tested/100% Yields
 - High Speed Electrical Erasure (<100ms)
 - 20 Year Data Retention
- TEN OUTPUT LOGIC MACROCELLS
 - Uses Standard 22V10 Macrocell Architecture
 - Maximum Flexibility for Complex Logic Designs
- PRELOAD AND POWER-ON RESET OF REGISTERS – 100% Functional Testability
- APPLICATIONS INCLUDE:
 - DMA Control
 - **State Machine Control**
- High Speed Graphics Processing
- Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION

Description

The GAL18V10, at 7.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E²) floating gate technology to provide a very flexible 20-pin PLD. CMOS circuitry allows the GAL18V10 to consume much less power when compared to its bipolar counterparts. The E² technology offers high speed (<100ms) erase times, providing the ability to reprogram or reconfigure the device guickly and efficiently.


By building on the popular 22V10 architecture, the GAL18V10 eliminates the learning curve usually associated with using a new device architecture. The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. The GAL18V10 OLMC is fully compatible with the OLMC in standard bipolar and CMOS 22V10 devices.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.



PRESET

Pin Configuration



Copyright @ 2003 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

November 2003

Select devices have been discontinued

TUS

18v10 04

Functional Block Diagram




GAL18V10 Ordering Information

Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
7.5	6	5.5	115	GAL18V10B-7LP1	20-Pin Plastic DIP
			115	GAL18V10B-7LJ ¹	20-Lead PLCC
10	7	7	115	GAL18V10B-10LP	20-Pin Plastic DIP
			115	GAL18V10B-10LJ	20-Lead PLCC
15	8	10	115	GAL18V10B-15LP	20-Pin Plastic DIP
			115	GAL18V10B-15LJ	20-Lead PLCC
20	12	12	115	GAL18V10B-20LP	20-Pin Plastic DIP
			115	GAL18V10B-20LJ	20-Lead PLCC

1. Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

Part Number Description






Output Logic Macrocell (OLMC)

The GAL18V10 has a variable number of product terms per OLMC. Of the ten available OLMCs, two OLMCs have access to ten product terms (pins 14 and 15), and the other eight OLMCs have eight product terms each. In addition to the product terms available for logic, each OLMC has an additional product-term dedicated to output enable control.

The output polarity of each OLMC can be individually programmed to be true or inverting, in either combinatorial or registered mode. This allows each output to be individually configured as either active high or active low. The GAL18V10 has a product term for Asynchronous Reset (AR) and a product term for Synchronous Preset (SP). These two product terms are common to all registered OLMCs. The Asynchronous Reset sets all registered outputs to zero any time this dedicated product term is asserted. The Synchronous Preset sets all registers to a logic one on the rising edge of the next clock pulse after this product term is asserted.

NOTE: The AR and SP product terms will force the Q output of the flip-flop into the same state regardless of the polarity of the output. Therefore, a reset operation, which sets the register output to a zero, may result in either a high or low at the output pin, depending on the pin polarity chosen.



Output Logic Macrocell Configurations

Each of the Macrocells of the GAL18V10 has two primary functional modes: registered, and combinatorial I/O. The modes and the output polarity are set by two bits (SO and S1), which are normally controlled by the logic compiler. Each of these two primary modes, and the bit settings required to enable them, are described below and on the the following page.

REGISTERED

In registered mode the output pin associated with an individual OLMC is driven by the Q output of that OLMC's D-type flip-flop. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product term for each OLMC, and can therefore be defined by a logic equation. The D flip-flop's /Q output is fed back into the AND array, with both the true and complement of the feedback available as inputs to the AND array.

NOTE: In registered mode, the feedback is from the /Q output of the register, and not from the pin; therefore, a pin defined as registered is an output only, and cannot be used for dynamic I/O, as can the combinatorial pins.


COMBINATORIAL I/O

In combinatorial mode the pin associated with an individual OLMC is driven by the output of the sum term gate. Logic polarity of the output signal at the pin may be selected by specifying that the output buffer drive either true (active high) or inverted (active low). Output tri-state control is available as an individual product-term for each output, and may be individually set by the compiler as either "on" (dedicated output), "off" (dedicated input), or "product-term driven" (dynamic I/O). Feedback into the AND array is from the pin side of the output enable buffer. Both polarities (true and inverted) of the pin are fed back into the AND array.




Specifications GAL18V10

Registered Mode




Combinatorial Mode



See Ordering Information section for product status. Select devices have been discontinued.



GAL18V10 Logic Diagram/JEDEC Fuse Map



See Ordering Information section for product status. Select devices have been discontinued



Specifications GAL18V10B

Absolute Maximum Ratings(1)

Supply voltage V _{cc}	0.5 to +7V
Input voltage applied	
Off-state output voltage applied	2.5 to V _{cc} +1.0V
Storage Temperature	65 to 150°C
Ambient Temperature with	

Power Applied-55 to 125°C

 Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

Recommended Operating Conditions

Commercial Devices:

Ambient Temperature (T_A)	0 to +75°C
Supply voltage (V _{cc})	
with Respect to Ground	+4.75 to +5.25V

DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
Vı∟	Input Low Voltage		Vss – 0.5	_	0.8	V
V ΙΗ	Input High Voltage		2.0	_	Vcc+1	V
IL1	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	_	_	-100	μA
Ін	Input or I/O High Leakage Current	$3.5V \le V_{\text{IN}} \le V_{\text{CC}}$	_	_	10	μA
Vol	Output Low Voltage	$I_{OL} = MAX$. $V_{II} = V_{IL} \text{ or } V_{IH}$	_	_	0.5	V
V он	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4	_	_	V
IOL	Low Level Output Current		-	_	16	mA
ЮН	High Level Output Current		_	_	-3.2	mA
OS ²	Output Short Circuit Current	$V_{CC} = 5V$ $V_{OUT} = 0.5V$ $T_A = 25^{\circ}C$	-30	_	-130	mA

Over Recommended Operating Conditions (Unless Otherwise Specified)

COMMERCIAL

Icc	Operating Power	$V_{IL} = 0.5V$ $V_{IH} = 3.0V$	L -7/-10/-15/-20	_	75	115	mA
	Supply Current	ftoggle = 15MHz Outputs Open					

1) The leakage current is due to the internal pull-up on all pins. See Input Buffer section for more information.

2) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

3) Typical values are at Vcc = 5V and TA = 25 $^{\circ}$ C



AC Switching Characteristics

			ОМ	C	ОМ	c	СОМ		ОМ		
TEST			-7		-10		5	-2	20	UNITS	
PARAM. COND.1			MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
А	Input or I/O to Comb. Output	-	7.5	—	10	-	15	-	20	ns	
А	Clock to Output Delay	—	5.5	—	7	—	10	—	12	ns	
_	Clock to Feedback Delay	_	3.5	_	3.5	_	7	_	10	ns	
_	Setup Time, Input or Fdbk before Clk↑	5.5	-	6	_	8	_	12	-	ns	
_	Hold Time, Input or Fdbk after Clk↑	0	-	0	_	0	-	0	-	ns	
A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	90.9	-	76.9	_	55.5	-	41.6	-	MHz	
A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	111	-	105	_	66.7	-	45.4	-	MHz	
A	Maximum Clock Frequency with No Feedback	111	-	105	—	66.7	-	62.5	-	MHz	
_	Clock Pulse Duration, High	4	-	4	-	6	-	8	-	ns	
_	Clock Pulse Duration, Low	4	-	4	-	6	-	8	-	ns	
В	Input or I/O to Output Enabled	-	8	_	10	_	15	_	20	ns	
С	Input or I/O to Output Disabled	_	8	_	9	_	15	_	20	ns	
А	Input or I/O to Asynch. Reset of Reg.	_	13	_	13	_	20	_	20	ns	
_	Asynch. Reset Pulse Duration	8	-	8	-	10	-	15	-	ns	
_	Asynch. Reset to Clk↑ Recovery Time	8	-	8	-	10	-	15	-	ns	
_	Synch. Preset to Clk↑ Recovery Time	10	- 1	10	_	10	-	12	-	ns	
	COND.1 A A 	COND.1DESCRIPTIONAInput or I/O to Comb. OutputAClock to Output Delay-Clock to Feedback Delay-Setup Time, Input or Fdbk before Clk↑-Hold Time, Input or Fdbk after Clk↑AMaximum Clock Frequency with External Feedback, 1/(tsu + tco)AMaximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)AMaximum Clock Frequency with No Feedback-Clock Pulse Duration, High-Clock Pulse Duration, LowBInput or I/O to Output EnabledCInput or I/O to Asynch. Reset of RegAsynch. Reset to Clk↑ Recovery Time	TEST COND.1DESCRIPTIONImage: constraint of the second s	TEST COND.1DESCRIPTIONMIN.MAX.AInput or I/O to Comb. Output-7.5AClock to Output Delay-5.5-Clock to Feedback Delay-3.5-Setup Time, Input or Fdbk before Clk↑0-AHold Time, Input or Fdbk after Clk↑0-AMaximum Clock Frequency with External Feedback, 1/(tsu + tco)90.9-AMaximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)111-AMaximum Clock Frequency with 	TEST COND. DESCRIPTION Imm. MAX MIN. A Input or I/O to Comb. Output - 7.5 - A Clock to Output Delay - 5.5 - - Clock to Feedback Delay - 5.5 - 6 - Setup Time, Input or Fdbk before Clk↑ 5.5 - 6 - Hold Time, Input or Fdbk after Clk↑ 0 - 0 A Maximum Clock Frequency with External Feedback, 1/(tsu + tco) 90.9 7 76.9 A Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf) 111 - 105 A Maximum Clock Frequency with No Feedback 111 - 4 A Maximum Clock Frequency with No Feedback 111 - 4 A Maximum Clock Frequency with No Feedback 111 - 4 A Maximum Clock Frequency with No Feedback - 4 - 4 A Input or I/O to Output Enabled - 4 - 4 -	TEST. COND.Image: Image: I	TEST COND.I-I <th <="" rowspan="2" td="" th<=""><td>TEST COND. DESCRIPTION Im MAX MIN MAX MIN MAX MIN MAX A Input or I/O to Comb. Output 7.5 10 15 A Clock to Output Delay 5.5 7 10 - Setup Time, Input or Fdbk before Clk\uparrow 5.5 6.6 8 $-$ - Hold Time, Input or Fdbk after Clk\uparrow 0 0 $-$</td><td>TEST COND. DESCRIPTION 7 -1 -1 -2 MIN MAX MIN. MAX. MAX. MIN. MAX.</td><td>TEST COND.Image: Image: Im</td></th>	<td>TEST COND. DESCRIPTION Im MAX MIN MAX MIN MAX MIN MAX A Input or I/O to Comb. Output 7.5 10 15 A Clock to Output Delay 5.5 7 10 - Setup Time, Input or Fdbk before Clk\uparrow 5.5 6.6 8 $-$ - Hold Time, Input or Fdbk after Clk\uparrow 0 0 $-$</td> <td>TEST COND. DESCRIPTION 7 -1 -1 -2 MIN MAX MIN. MAX. MAX. MIN. MAX.</td> <td>TEST COND.Image: Image: Im</td>	TEST COND. DESCRIPTION Im MAX MIN MAX MIN MAX MIN MAX A Input or I/O to Comb. Output $ 7.5$ $ 10$ $ 15$ A Clock to Output Delay $ 5.5$ $ 7$ $ 10$ - Setup Time, Input or Fdbk before Clk \uparrow $ 5.5$ $ 6.6$ $ 8$ $-$ - Hold Time, Input or Fdbk after Clk \uparrow 0 $ 0$ $-$	TEST COND. DESCRIPTION 7 -1 -1 -2 MIN MAX MIN. MAX. MAX. MIN. MAX.	TEST COND.Image: Image: Im

1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Description section.

3) Refer to **fmax Description** section.

Capacitance ($T_A = 25^{\circ}C$, f = 1.0 MHz)


SYMBOL	PARAMETER	MAXIMUM*	UNITS	TEST CONDITIONS
C	Input Capacitance	8	pF	$V_{cc} = 5.0V, V_1 = 2.0V$
C _{I/O}	I/O Capacitance	8	pF	$V_{cc} = 5.0V, V_{I/0} = 2.0V$

*Characterized but not 100% tested.



Specifications GAL18V10


Switching Waveforms



Lattice Semiconductor Corporation


Specifications GAL18V10

fmax Descriptions



fmax with External Feedback 1/(tsu+tco)

Note: fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.


Switching Test Conditions

Input Pulse Levels	GND to 3.0V		
Input Rise and	Input Rise and -7/-10		
Fall Times	Fall Times -15/-20		
Input Timing Reference	1.5V		
Output Timing Refere	1.5V		
Output Load	See Figure		

3-state levels are measured 0.5V from steady-state active level.


Output Load Conditions (see figure)

Tes	t Condition	R1	R2	C∟
Α		300Ω	390Ω	50pF
В	Active High	8	390Ω	50pF
	Active Low	300Ω	390Ω	50pF
С	Active High	∞	390Ω	5pF
	Active Low	300Ω	390Ω	5pF



fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.



*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



Electronic Signature

An electronic signature is provided in every GAL18V10 device. It contains 64 bits of reprogrammable memory that can contain user-defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

Security Cell

A security cell is provided in every GAL18V10 device to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

Latch-Up Protection

GAL18V10 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the circuitry to latch. Additionally, outputs are designed with n-channel pullups instead of the traditional p-channel pullups to eliminate any possibility of SCR induced latching.

Device Programming

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers (see the the GAL Development Tools section). Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

Output Register Preload


When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because certain events may occur during system operation that throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

The GAL18V10 device includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.

Input Buffers

GAL18V10 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

The input and I/O pins also have built-in active pull-ups. As a result, floating inputs will float to a TTL high (logic 1). However, Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to an adjacent active input, Vcc, or ground. Doing so will tend to improve noise immunity and reduce Icc for the device.




Typical Input Current

Select devices have been discontinued. ee Ordering Information section for product status






Power-Up Reset




Circuitry within the GAL18V10 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 1μ s MAX). As a result, the state on the registered output pins (if they are enabled) will be either high or low on power-up, depending on the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. Because of the asynchronous nature of system power-up, some conditions must be met to provide a valid power-up reset of the device. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.





GAL18V10B: Typical AC and DC Characteristic Diagrams



-2

-4

Output Loading (pF)


-2


-4


Output Loading (pF)




GAL18V10B: Typical AC and DC Characteristic Diagrams










Normalized Icc vs Vcc









Normalized Icc vs Freq.



Delta Icc vs Vin (1 input)








See Ordering Information section for product status. Select devices have been discontinued.



GAL18V10B: Typical AC and DC Characteristic Diagrams



See Ordering Information section for product status Select devices have been discontinued