# MCM16200R8


# **Product Preview**

# 2M x 16 Bit Dynamic Random Access Memory Card

The MCM16200R8 is a 5 V DRAM Memory Card organized as two banks of 1,048,576 x 16 bits. The card is a JEDEC-standard Type 1, 88-pin DRAM card, consisting of eight low power MCM5L4400A DRAMs, mounted on a thin substrate along with decoupling capacitors and input buffers. The final assembly is enclosed in an 88-pin Type 1 PC Card frame. All inputs, with the exception of  $\overline{\text{RAS}}$ , are buffered for reduced reflections and compatibility with the JEDEC industry standard. The MCM5L4400A is a low power  $0.7\mu$  CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicongate process technology.

- · Ideal for Portable System Applications
- · Designed for Industry Standard 5 V Operation
- · PC Card Interface Provides Simple Installation
- · Three-State Data Output
- · Early-Write Common I/O Capability
- · Fast-Page Mode Capability
- · TTL-Compatible Inputs and Outputs
- · Battery Backup Mode for Low Power Applications
- RAS-Only Refresh
- CAS-Before-RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM16200R8 = 128 ms
- Consists of Eight 1M x 4 DRAMs, 0.22 μF (Min) Decoupling Capacitors, and Input Buffers
- Fast Access Time (t<sub>RAC</sub>): MCM16200R8-60 = 60 ns (Max) MCM16200R8-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM16200R8-60 = 4.09 W (Max)
   MCM16200R8-70 = 3.49 W (Max)
- Low Standby Power Dissipation: TTL Levels = 220 mW (Max)
   CMOS Levels = 14 mW (Max)

R PACKAGE
88-PIN MEMORY CARD
CASE 1102A-01



6

PIN N	AMES
A0 – A9         Address Inputs           CAS0, CAS1         Column Address Strobe           RAS0, RAS1         Row Address Strobe           VCC         Power (+ 5 V)           NC         No Connection	DQ0 – DQ15         Data Input/Output           PD1 – PD8         Presence Detect           W         Read/Write Input           VSS         Ground


All power supply and ground pins must be connected for proper operation of the device.

PRESEN	CE DETECT P	IN OUT
Pin Name	60 ns	70 ns
PD1	V <sub>SS</sub>	VSS
PD2	NC	NC
PD3	V <sub>SS</sub>	VSS
PD4	Vss	VSS
PD5	Vss	Vss
PD6	NC	VSS
PD7	NC	NC
PD8	NC	NC

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

# **CARD PIN OUT**

Bottom Top					
Pin	Name	Pin	Name		
45	VSS	1	VSS		
46	NC NC	2	DQ0		
47	NC	3	DQ1		
48	NC	4	DQ2		
49	NC	5	DQ3		
50	NC	6	DQ4		
51	NC	7	DQ5		
52	NC	8	DQ6		
53	NÇ	9	VCC		
54	NC	10	DQ7		
55	NC	11	NC		
56	Vss	12	NC		
57	A1	13	<b>A</b> 0		
58	A3	14	A2		
59	A5	15	Vcc		
60	A7	16	A4		
61	A9	17	NC		
62	NC	18	<b>A</b> 6		
63	Vss	19	<b>A</b> 8		
64	NC	20	NC		
65	RAS1	21	NC		
66	NC	22	RAS0		
67	VSS	23	CAS0		
68	NC	24	CAS1		
69	NC	25	NC		
70	W	26	NC		
71	PD1	27	Vcc		
72	PD3	28	PD2		
73	٧ <sub>SS</sub>	29	PD4		
74	PD5	30	PD6		
75	PD7	31	NC		
76	PD8	32	NC		
77	NC	33	NC		
78	NC	34	DQ8		
79	NC	35	NC		
80	NC	36	DQ9		
81	NC	37	Vcc		
82	NC	38	DQ10		
83	NC	39	DQ11		
84	NC	40	DQ12		
85	NC	41	DQ13		
86	NC	42	DQ14		
87	NC	43	DQ15		
88	V <sub>SS</sub>	44	VSS		



Rating	Symbol	Value	Unit
Power Supply Voltage	vcc	- 0.5 to + 7	٧
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to + 7	٧
Data Output Current per DQ Pin	lout	50	mΑ
Power Dissipation	PD	3.1	w
Operating Temperature Range	TA	0 to + 55	°C
Storage Temperature Range	T <sub>sto</sub>	- 20 to + 65	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits

# DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 55^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

## RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
r at attlettet	Symbol	MILL	тур	IVIAX	Ollit
Supply Voltage	Vcc	4.5	5.0	5.5	v
	V <sub>SS</sub>	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4		6.5	٧
Logic Low Voltage, All Inputs	VIL	- 0.5	_	0.8	V

## DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic		Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current	MCM16200R8-60, t <sub>RC</sub> = 110 ns MCM16200R8-70, t <sub>RC</sub> = 130 ns	lCC1	_	744 635	mA	1
V <sub>CC</sub> Power Supply Current (Standby) (F	AS = CAS = V <sub>IH</sub> )	I <sub>CC2</sub>		40	mA	
V <sub>CC</sub> Power Supply Current During RAS	Only Refresh Cycles MCM16200R8-60, t <sub>RC</sub> = 110 ns MCM16200R8-70, t <sub>RC</sub> = 130 ns	ICC3	_	744 635	mA	1
V <sub>CC</sub> Power Supply Current During Fast	Page Mode Cycle MCM16200R8-60, tpC = 45 ns MCM16200R8-70, tpC = 45 ns	ICC4		526 514	mA	1
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> − 0.2 V)		I <sub>CC5</sub>	_	2.6	mA	3
V <sub>CC</sub> Power Supply Current During <del>CAS</del> -Before- <del>RAS</del> Refresh Cycle  MCM16200R8-60, t <sub>RC</sub> = 110 ns  MCM16200R8-70, t <sub>RC</sub> = 130 ns		ICC6	=	744 635	mA	1
V <sub>CC</sub> Power Supply Current, Battery Backup Mode (t <sub>RC</sub> = 125 μs; $\overline{CAS} = \overline{CAS}$ -Before- $\overline{RAS}$ Cycling or 0.2 V; $\overline{W}$ = V <sub>CC</sub> – 0.2 V; DQ = V <sub>CC</sub> – 0.2 V, 0.2 V or OPEN; A0 – A9 = V <sub>CC</sub> – 0.2 V or 0.2 V) t <sub>RAS</sub> = min to 1 μs		ICC7	_	3.8	mA	1, 2
Input Leakage Current ( $V_{SS} \le V_{in} \le V_{CO}$ (All other pins not under test = 0 V)	5)	lkg(l)	- 40	40	μА	
Output Leakage Current (CAS at Logic 1	, V <sub>SS</sub> ≤ V <sub>in</sub> ≤ V <sub>CC</sub> )	llkg(O)	- 20	20	μА	
Output High Voltage (IOH = - 5 mA)		VOH	2.4	_	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)		VOL	_	0.4	V	

#### NOTES:

- 1. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 2. t<sub>RAS</sub> (max) = 1 μs is only applied of battery backup. t<sub>RAS</sub> (max) = 10 μs is applied to functional operating.
- 3. All inputs must be stable (CMOS levels).

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Input Capacitance A0 – A9, CAS W RAS		14 18 38	pF
Input/Output Capacitance DQ0 - DQ15	C <sub>I/O</sub>	24	ρF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

## **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 55^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

## READ AND WRITE CYCLES (See Notes 1 through 5)

	Sym	Symbol		00R8-60	MCM16200R8-70			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	110	_	130	_	ns	5
Fast Page Mode Cycle Time	†CELCEL	<sup>t</sup> PC	45	_	45	_	ns	
Access Time from RAS	†RELQV	tRAC	_	60	_	70	ns	6, 7
Access Time from CAS	†CELQV	†CAC	_	27	_	27	ns	6, 8
Access Time from Column Address	tAVQV	tAA		37		42	ns	6, 9
Access Time from CAS Precharge	<sup>1</sup> CEHQZ	<sup>†</sup> CPA	-	47		47	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	2	_	2	_	ns	6
Output Buffer and Turn-Off Delay	<sup>‡</sup> CEHQZ	<sup>t</sup> OFF	2	27	2	27	ns	10
Transition Time (Rise and Fall)	tτ	tŢ	3	50	3	50	ns	
RAS Precharge Time	<sup>t</sup> REHREL	t <sub>RP</sub>	40	_	50		ns	
RAS Pulse Width	<sup>t</sup> RELREH	tRAS	60	10 k	70	10 k	ns	
RAS Pulse Width (Page Mode)	†RELREH	tRASP	60	100 k	70	100 k	ns	
RAS Hold Time	<sup>t</sup> CELREH	t <sub>RSH</sub>	27	_	27		ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	<sup>t</sup> CEHREH	<sup>t</sup> RHCP	47	-	47		ns	
CAS Hold Time	<sup>t</sup> RELCEH	<sup>t</sup> CSH	58	-	68		ns	
CAS Pulse Width	<sup>t</sup> CELCEH	tCAS	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	18	33	18	43	ns	11
RAS to Column Address Delay Time	<sup>t</sup> RELAV	†RAD	13	23	13	28	ns	12
CAS to RAS Precharge Time	tCEHREL.	tCRP	12	_	12		ns	
CAS Precharge Time (Page Mode Only)	†CEHCEL	tCP	10	_	10		ns	

NOTES:

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycles or eight CAS-before-RAS cycles before proper device operation is quaranteed.
- 3. The transition time specification applies to all input signals. In addition to meeting the transition rate specification, all input signals must transition between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- AC measurements t<sub>T</sub> = 5.0 ns.
- The specifications for t<sub>RC</sub> (min) is used only to indicate cycle time at which proper operation over the full temperature range (0 ≤ T<sub>A</sub> ≤ 55°C) is ensured.
- Measured with a current load equivalent to two TTL (~ 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OI</sub> = 0.8 V.
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- 8. Assumes that tRCD ≥ tRCD (max).
- 9. Assumes that t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
- 10. to FF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAD</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max), then access time is controlled exclusively by t<sub>AA</sub>.

MOTOROLA DRAM

MCM16200R8
6-19

# **READ AND WRITE CYCLES (Continued)**


	Sym	bol	MCM16200R8-60		16200R8-60 MCM16200R8-7			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	†AVREL	tASR	7	-	7		ns	
Row Address Hold Time	tRELAX	t <sub>RAH</sub>	` 8	_	8	_	ns	
Column Address Setup Time	†AVCEL	†ASC	2	_	2	_	ns	
Column Address Hold Time	†CELAX	t <sub>CAH</sub>	15	_	15		ns	
Column Address to RAS Lead Time	t <sub>AVREH</sub>	tRAL	37	_	42		ns	
Read Command Setup Time	tWHCEL	tRCS	2		2		ns	
Read Command Hold Time	tCEHWX	tRCH	2		2		ns	13
Read Command Hold Time Referenced to RAS	tREHWX	trrh	0	_	0		ns	13
Write Command Hold Time	tCELWH	twch	10	_	15	_	ns	
Write Command Pulse Width	twLwH	tWP	10		15		ns	
Write Command to RAS Lead Time	tWLREH	†RWL	27	_	27	-	ns	
Write Command to CAS Lead Time	tWLCEH	†CWL	20	_	20	_	ns	
Data in Setup Time	tDVCEL	t <sub>DS</sub>	2		2	_	ns	14
Data in Hold Time	tCELDX	t <sub>DH</sub>	22	_	22		ns	14
Data in Hold Time Referenced to RAS	†RELDX	†DHR	55	_	55	-	ns	
Refresh Period	tRVRV	tRFSH		128		128	ms	
Write Command Setup Time	†WLCEL	twcs	2	_	2		ns	15
CAS Setup Time for CAS-Before-RAS Cycle	†RELCEL	tCSR	12	_	12	-	ns	
CAS Hold Time for CAS-Before-RAS Cycle	†RELCEH	<sup>†</sup> CHR	13	-	13		ns	
RAS Precharge to CAS Active Time	†REHCEL	<sup>t</sup> RPC	0	_	0		ns	
CAS Prescharge Time for CAS-Before-RAS Counter Test	†CEHCEL	<sup>t</sup> CPT	30	_	40	_	ns	

# NOTES:


- 13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- 15. Either (IRCH miss be satisfied in a read cycle.
   14. These parameters are referenced to CAS leading edge in early write cycles.
   15. twCs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If twCs ≥ twCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.
- 16. To avoid bus contention and potential damage to the card, RAS0 and RAS1 may not be active low simultaneously.

**MOTOROLA DRAM** 

# READ CYCLE




# **EARLY WRITE CYCLE**




MOTOROLA DRAM


MCM16200R8
6-21




# **FAST PAGE MODE EARLY WRITE CYCLE**



# RAS ONLY REFRESH CYCLE (W is Don't Care)



# CAS BEFORE RAS REFRESH CYCLE (A0 - A9 are Don't Care)




MOTOROLA DRAM


MCM16200R8
6-23

6

# HIDDEN REFRESH CYCLE (WRITE)



# **CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**



MOTOROLA DRAM

MCM16200R8
6-25

#### **DEVICE INITIALIZATION**

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 128 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe  $(\overline{RAS})$  and column address strobe  $(\overline{CAS})$ , into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in one bank of the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active = VIL, tRCD minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This "gate" feature on the external  $\overline{CAS}$  clock enables the internal  $\overline{CAS}$  line as soon as the row address hold time (1RAH) specification is met (and defines 1RCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

There are three other variations in addressing the card: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

#### **READ CYCLE**

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high (VIH), tRCS (minimum) before the  $\overline{\text{CAS}}$  active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.  $\overline{\text{CAS}}$  controls read access time:  $\overline{\text{CAS}}$  must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from  $\overline{\text{RAS}}$  active transition). If the tRCD maximum is exceeded, read access time is determined by the  $\overline{\text{CAS}}$  clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of tRAS and tCAS respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the

CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state) tope after the inactive transition.

#### WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of  $\overline{W}$  to active (V<sub>IL</sub>). Early write mode is distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time t<sub>RAS</sub> and t<sub>CAS</sub>, and precharge time t<sub>RP</sub> apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time  $t_{WCS}$  before  $\overline{CAS}$  active transition. Data in (DQ) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after the start of the early write operation to complete the cycle.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the card. Read access time in page mode (tcAc) is typically half the regular RAS clock access time, tpAc. Page mode operation consists of keeping RAS active while toggling CAS between V<sub>IH</sub> and V<sub>IL</sub>. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{\text{CAS}}$  transitions to inactive for minimum tCp, while  $\overline{\text{RAS}}$  remains low (V<sub>IL</sub>). The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first page mode cycle (tpC). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tpASp. Page mode operation is ended when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following  $\overline{\text{CAS}}$  inactive transition.

#### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the card require refresh every 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 124.8 microseconds. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 128 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

#### **RAS-Only Refresh**

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

#### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive for time twpp before and time twph after RAS active transition to prevent switching the device into a test mode cycle.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tap and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1). W is subject to the same conditions with respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

#### **CAS BEFORE RAS REFRESH COUNTER TEST**

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address. while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as

- 1. Write "0"s into all memory cells (normal write mode).
- 2. Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

# ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers - MCM16200R860 MCM16200R870

MOTOROLA DRAM MCM16200R8