

**MCM16200R8**


*Product Preview*

**2M x 16 Bit Dynamic Random Access Memory Card**

The MCM16200R8 is a 5 V DRAM Memory Card organized as two banks of 1,048,576 x 16 bits. The card is a JEDEC-standard Type 1, 88-pin DRAM card, consisting of eight low power MCM5L4400A DRAMs, mounted on a thin substrate along with decoupling capacitors and input buffers. The final assembly is enclosed in an 88-pin Type 1 PC Card frame. All inputs, with the exception of  $\overline{RAS}$ , are buffered for reduced reflections and compatibility with the JEDEC industry standard. The MCM5L4400A is a low power 0.7 $\mu$  CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- Ideal for Portable System Applications
- Designed for Industry Standard 5 V Operation
- PC Card Interface Provides Simple Installation
- Three-State Data Output
- Early-Write Common I/O Capability
- Fast-Page Mode Capability
- TTL-Compatible Inputs and Outputs
- Battery Backup Mode for Low Power Applications
- $\overline{RAS}$ -Only Refresh
- $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM16200R8 = 128 ms
- Consists of Eight 1M x 4 DRAMs, 0.22  $\mu$ F (Min) Decoupling Capacitors, and Input Buffers
- Fast Access Time ( $t_{RAC}$ ): MCM16200R8-60 = 60 ns (Max)  
MCM16200R8-70 = 70 ns (Max)
- Low Active Power Dissipation: MCM16200R8-60 = 4.09 W (Max)  
MCM16200R8-70 = 3.49 W (Max)
- Low Standby Power Dissipation: TTL Levels = 220 mW (Max)  
CMOS Levels = 14 mW (Max)

R PACKAGE  
88-PIN MEMORY CARD  
CASE 1102A-01



**6**

PIN NAMES	
A0 - A9 ..... Address Inputs	DQ0 - DQ15 ..... Data Input/Output
$\overline{CAS0}$ , $\overline{CAS1}$ ..... Column Address Strobe	PD1 - PD8 ..... Presence Detect
$\overline{RAS0}$ , $\overline{RAS1}$ ..... Row Address Strobe	W ..... Read/Write Input
VCC ..... Power (+ 5 V)	VSS ..... Ground
NC ..... No Connection	

All power supply and ground pins must be connected for proper operation of the device.

PRESENCE DETECT PIN OUT		
Pin Name	60 ns	70 ns
PD1	VSS	VSS
PD2	NC	NC
PD3	VSS	VSS
PD4	VSS	VSS
PD5	VSS	VSS
PD6	NC	VSS
PD7	NC	NC
PD8	NC	NC


This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

**CARD PIN OUT**

Bottom		Top	
Pin	Name	Pin	Name
45	VSS	1	VSS
46	NC	2	DQ0
47	NC	3	DQ1
48	NC	4	DQ2
49	NC	5	DQ3
50	NC	6	DQ4
51	NC	7	DQ5
52	NC	8	DQ6
53	NC	9	VCC
54	NC	10	DQ7
55	NC	11	NC
56	VSS	12	NC
57	A1	13	A0
58	A3	14	A2
59	A5	15	VCC
60	A7	16	A4
61	A9	17	NC
62	NC	18	A6
63	VSS	19	A8
64	NC	20	NC
65	$\overline{\text{RAS1}}$	21	NC
66	NC	22	$\overline{\text{RAS0}}$
67	VSS	23	$\overline{\text{CAS0}}$
68	NC	24	$\overline{\text{CAS1}}$
69	NC	25	NC
70	$\overline{\text{W}}$	26	NC
71	PD1	27	VCC
72	PD3	28	PD2
73	VSS	29	PD4
74	PD5	30	PD6
75	PD7	31	NC
76	PD8	32	NC
77	NC	33	NC
78	NC	34	DQ8
79	NC	35	NC
80	NC	36	DQ9
81	NC	37	VCC
82	NC	38	DQ10
83	NC	39	DQ11
84	NC	40	DQ12
85	NC	41	DQ13
86	NC	42	DQ14
87	NC	43	DQ15
88	VSS	44	VSS

**6**

**BLOCK DIAGRAM**



**6**

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{CC}$	- 0.5 to + 7	V
Voltage Relative to $V_{SS}$ for Any Pin Except $V_{CC}$	$V_{in}, V_{out}$	- 0.5 to + 7	V
Data Output Current per DQ Pin	$I_{out}$	50	mA
Power Dissipation	$P_D$	3.1	W
Operating Temperature Range	$T_A$	0 to + 55	°C
Storage Temperature Range	$T_{stg}$	- 20 to + 65	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 55^\circ\text{C}$ , Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (All voltages referenced to  $V_{SS}$ )

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
	$V_{SS}$	0	0	0	
Logic High Voltage, All Inputs	$V_{IH}$	2.4	—	6.5	V
Logic Low Voltage, All Inputs	$V_{IL}$	- 0.5	—	0.8	V

**6****DC CHARACTERISTICS AND SUPPLY CURRENTS**

Characteristic	Symbol	Min	Max	Unit	Notes
$V_{CC}$ Power Supply Current MCM16200R8-60, $t_{RC} = 110 \text{ ns}$ MCM16200R8-70, $t_{RC} = 130 \text{ ns}$	$I_{CC1}$	—	744	mA	1
		—	635		
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{IH}$ )	$I_{CC2}$	—	40	mA	
$V_{CC}$ Power Supply Current During $\overline{RAS}$ -Only Refresh Cycles MCM16200R8-60, $t_{RC} = 110 \text{ ns}$ MCM16200R8-70, $t_{RC} = 130 \text{ ns}$	$I_{CC3}$	—	744	mA	1
		—	635		
$V_{CC}$ Power Supply Current During Fast Page Mode Cycle MCM16200R8-60, $t_{PC} = 45 \text{ ns}$ MCM16200R8-70, $t_{PC} = 45 \text{ ns}$	$I_{CC4}$	—	526	mA	1
		—	514		
$V_{CC}$ Power Supply Current (Standby) ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$ )	$I_{CC5}$	—	2.6	mA	3
$V_{CC}$ Power Supply Current During $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Cycle MCM16200R8-60, $t_{RC} = 110 \text{ ns}$ MCM16200R8-70, $t_{RC} = 130 \text{ ns}$	$I_{CC6}$	—	744	mA	1
		—	635		
$V_{CC}$ Power Supply Current, Battery Backup Mode ( $t_{RC} = 125 \mu\text{s}$ ; $\overline{CAS} = \overline{CAS}$ -Before- $\overline{RAS}$ Cycling or $0.2 \text{ V}$ ; $\overline{W} = V_{CC} - 0.2 \text{ V}$ ; $DQ = V_{CC} - 0.2 \text{ V}$ , $0.2 \text{ V}$ or OPEN; $A0 - A9 = V_{CC} - 0.2 \text{ V}$ or $0.2 \text{ V}$ ) $t_{RAS} = \text{min to } 1 \mu\text{s}$	$I_{CC7}$	—	3.8	mA	1, 2
Input Leakage Current ( $V_{SS} \leq V_{in} \leq V_{CC}$ ) (All other pins not under test = $0 \text{ V}$ )	$I_{lkg(I)}$	- 40	40	$\mu\text{A}$	
Output Leakage Current ( $\overline{CAS}$ at Logic 1, $V_{SS} \leq V_{in} \leq V_{CC}$ )	$I_{lkg(O)}$	- 20	20	$\mu\text{A}$	
Output High Voltage ( $I_{OH} = - 5 \text{ mA}$ )	$V_{OH}$	2.4	—	V	
Output Low Voltage ( $I_{OL} = 4.2 \text{ mA}$ )	$V_{OL}$	—	0.4	V	

**NOTES:**

- $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- $t_{RAS}$  (max) =  $1 \mu\text{s}$  is only applied of battery backup.  $t_{RAS}$  (max) =  $10 \mu\text{s}$  is applied to functional operating.
- All inputs must be stable (CMOS levels).

**CAPACITANCE** ( $f = 1.0 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5 \text{ V}$ , Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit
Input Capacitance	A0 – A9, $\overline{\text{CAS}}$ W $\overline{\text{RAS}}$	14 18 38	pF
Input/Output Capacitance	DQ0 – DQ15	24	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta V / \Delta V$ .

### AC OPERATING CONDITIONS AND CHARACTERISTICS

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } 55^\circ\text{C}$ , Unless Otherwise Noted)

**READ AND WRITE CYCLES** (See Notes 1 through 5)

Parameter	Symbol		MCM16200R8-60		MCM16200R8-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	$t_{\text{RELREL}}$	$t_{\text{RC}}$	110	—	130	—	ns	5
Fast Page Mode Cycle Time	$t_{\text{CELCEL}}$	$t_{\text{PC}}$	45	—	45	—	ns	
Access Time from $\overline{\text{RAS}}$	$t_{\text{RELQV}}$	$t_{\text{RAC}}$	—	60	—	70	ns	6, 7
Access Time from $\overline{\text{CAS}}$	$t_{\text{CELQV}}$	$t_{\text{CAC}}$	—	27	—	27	ns	6, 8
Access Time from Column Address	$t_{\text{AVQV}}$	$t_{\text{AA}}$	—	37	—	42	ns	6, 9
Access Time from $\overline{\text{CAS}}$ Precharge	$t_{\text{CEHQZ}}$	$t_{\text{CPA}}$	—	47	—	47	ns	6
$\overline{\text{CAS}}$ to Output in Low-Z	$t_{\text{CELQX}}$	$t_{\text{CLZ}}$	2	—	2	—	ns	6
Output Buffer and Turn-Off Delay	$t_{\text{CEHQZ}}$	$t_{\text{OFF}}$	2	27	2	27	ns	10
Transition Time (Rise and Fall)	$t_{\text{T}}$	$t_{\text{T}}$	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	$t_{\text{REHREL}}$	$t_{\text{RP}}$	40	—	50	—	ns	
$\overline{\text{RAS}}$ Pulse Width	$t_{\text{RELREH}}$	$t_{\text{RAS}}$	60	10 k	70	10 k	ns	
$\overline{\text{RAS}}$ Pulse Width (Page Mode)	$t_{\text{RELREH}}$	$t_{\text{RASP}}$	60	100 k	70	100 k	ns	
$\overline{\text{RAS}}$ Hold Time	$t_{\text{CELREH}}$	$t_{\text{RSH}}$	27	—	27	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge (Page Mode Cycle Only)	$t_{\text{CEHREH}}$	$t_{\text{RHCP}}$	47	—	47	—	ns	
$\overline{\text{CAS}}$ Hold Time	$t_{\text{RELCEH}}$	$t_{\text{CSH}}$	58	—	68	—	ns	
$\overline{\text{CAS}}$ Pulse Width	$t_{\text{CELCEH}}$	$t_{\text{CAS}}$	20	10 k	20	10 k	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	$t_{\text{RELCEL}}$	$t_{\text{RCD}}$	18	33	18	43	ns	11
$\overline{\text{RAS}}$ to Column Address Delay Time	$t_{\text{RELAV}}$	$t_{\text{RAD}}$	13	23	13	28	ns	12
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	$t_{\text{CEHREL}}$	$t_{\text{CRP}}$	12	—	12	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Page Mode Only)	$t_{\text{CEHCEL}}$	$t_{\text{CP}}$	10	—	10	—	ns	

NOTES:

(continued)

- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- An initial pause of 200  $\mu\text{s}$  is required after power-up followed by eight  $\overline{\text{RAS}}$  refresh cycles or eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycles before proper device operation is guaranteed.
- The transition time specification applies to all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
- AC measurements  $t_{\text{T}} = 5.0 \text{ ns}$ .
- The specifications for  $t_{\text{RC}}$  (min) is used only to indicate cycle time at which proper operation over the full temperature range ( $0 \leq T_A \leq 55^\circ\text{C}$ ) is ensured.
- Measured with a current load equivalent to two TTL ( $-200 \mu\text{A}$ ,  $+4 \text{ mA}$ ) loads and 100 pF with the data output trip points set at  $V_{OH} = 2.0 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .
- Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ .
- Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ .
- Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ .
- $t_{\text{OFF}}(\text{max})$  defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the  $t_{\text{RCD}}(\text{max})$  limit ensures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
- Operation within the  $t_{\text{RAD}}(\text{max})$  limit ensures that  $t_{\text{RAC}}(\text{max})$  can be met.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$ , then access time is controlled exclusively by  $t_{\text{AA}}$ .


**READ AND WRITE CYCLES (Continued)**

Parameter	Symbol		MCM16200R8-60		MCM16200R8-70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Row Address Setup Time	tAVREL	tASR	7	—	7	—	ns	
Row Address Hold Time	tRELAX	tRAH	8	—	8	—	ns	
Column Address Setup Time	tAVCEL	tASC	2	—	2	—	ns	
Column Address Hold Time	tCELAX	tCAH	15	—	15	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	tAVREH	tRAL	37	—	42	—	ns	
Read Command Setup Time	tWHCEL	tRCS	2	—	2	—	ns	
Read Command Hold Time	tCEHWX	tRCH	2	—	2	—	ns	13
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	tREHWX	tRRH	0	—	0	—	ns	13
Write Command Hold Time	tCELWH	tWCH	10	—	15	—	ns	
Write Command Pulse Width	tWLWH	tWCP	10	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	tWLREH	tRWL	27	—	27	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	tWLCEH	tCWL	20	—	20	—	ns	
Data in Setup Time	tDVCEL	tDS	2	—	2	—	ns	14
Data in Hold Time	tCELDX	tDH	22	—	22	—	ns	14
Data in Hold Time Referenced to $\overline{\text{RAS}}$	tRELDX	tDHR	55	—	55	—	ns	
Refresh Period	tRVRV	tRFSH	—	128	—	128	ms	
Write Command Setup Time	tWLCEL	tWCS	2	—	2	—	ns	15
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycle	tRELCEL	tCSR	12	—	12	—	ns	
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycle	tRELCEH	tCHR	13	—	13	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	tREHCEL	tRPC	0	—	0	—	ns	
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Counter Test	tCEHCEL	tCPT	30	—	40	—	ns	

**NOTES:**


13. Either tRRH or tRCH must be satisfied for a read cycle.
14. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles.
15. tWCS is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If tWCS  $\geq$  tWCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.
16. To avoid bus contention and potential damage to the card,  $\overline{\text{RAS0}}$  and  $\overline{\text{RAS1}}$  may not be active low simultaneously.

### READ CYCLE



6


### EARLY WRITE CYCLE








**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
 ( $\overline{\text{W}}$  is Don't Care)




**$\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH CYCLE**  
 ( $\text{A0} - \text{A9}$  are Don't Care)




6

### HIDDEN REFRESH CYCLE (READ)




6

### HIDDEN REFRESH CYCLE (WRITE)



**CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE**



**6**

## DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 128 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

## ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{\text{RAS}}$ ) and column address strobe ( $\overline{\text{CAS}}$ ), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in one bank of the device.  $\overline{\text{RAS}}$  active transition is followed by  $\overline{\text{CAS}}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external  $\overline{\text{CAS}}$  signal is ignored until an internal  $\overline{\text{RAS}}$  signal is available. This "gate" feature on the external  $\overline{\text{CAS}}$  clock enables the internal  $\overline{\text{CAS}}$  line as soon as the row address hold time ( $t_{RAH}$ ) specification is met (and defines  $t_{RCD}$  minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{\text{CAS}}$  clock.

There are three other variations in addressing the card:  **$\overline{\text{RAS}}$  only refresh cycle**,  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle**, and **page mode**. All three are discussed in separate sections that follow.

## READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  active transitions latching the desired bit location. The write ( $\overline{\text{W}}$ ) input level must be high ( $V_{IH}$ ),  $t_{RCS}$  (minimum) before the  $\overline{\text{CAS}}$  active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.  $\overline{\text{CAS}}$  controls read access time:  $\overline{\text{CAS}}$  must be active before or at  $t_{RCD}$  maximum to guarantee valid data out (DQ) at  $t_{RAC}$  (access time from  $\overline{\text{RAS}}$  active transition). If the  $t_{RCD}$  maximum is exceeded, read access time is determined by the  $\overline{\text{CAS}}$  clock active transition ( $t_{CAC}$ ).

The  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must remain active for a minimum time of  $t_{RAS}$  and  $t_{CAS}$  respectively, to complete the read cycle.  $\overline{\text{W}}$  must remain high throughout the cycle, and for time  $t_{RRH}$  or  $t_{RCH}$  after  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  inactive transition, respectively, to maintain the data at that bit location. Once  $\overline{\text{RAS}}$  transitions to inactive, it must remain inactive for a minimum time of  $t_{PP}$  to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the

$\overline{\text{CAS}}$  clock is active. When the  $\overline{\text{CAS}}$  clock transitions to inactive, the output will switch to High Z (three-state)  $t_{OFF}$  after the inactive transition.

## WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of  $\overline{\text{W}}$  to active ( $V_{IL}$ ). Early write mode is distinguished by the active transition of  $\overline{\text{W}}$ , with respect to  $\overline{\text{CAS}}$ . Minimum active time  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{PP}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{\text{W}}$  active transition at minimum time  $t_{WCS}$  before  $\overline{\text{CAS}}$  active transition. Data in (DQ) is referenced to  $\overline{\text{CAS}}$  in an early write cycle.  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must stay active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after the start of the early write operation to complete the cycle.

## PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the card. Read access time in page mode ( $t_{CAC}$ ) is typically half the regular  $\overline{\text{RAS}}$  clock access time,  $t_{RAC}$ . Page mode operation consists of keeping  $\overline{\text{RAS}}$  active while toggling  $\overline{\text{CAS}}$  between  $V_{IH}$  and  $V_{IL}$ . The row is latched by  $\overline{\text{RAS}}$  active transition, while each  $\overline{\text{CAS}}$  active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{\text{CAS}}$  transitions to inactive for minimum  $t_{CP}$ , while  $\overline{\text{RAS}}$  remains low ( $V_{IL}$ ). The second  $\overline{\text{CAS}}$  active transition while  $\overline{\text{RAS}}$  is low initiates the first page mode cycle ( $t_{PC}$ ). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by  $t_{RASP}$ . Page mode operation is ended when  $\overline{\text{RAS}}$  transitions to inactive, coincident with or following  $\overline{\text{CAS}}$  inactive transition.

## REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the card require refresh every 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 124.8 microseconds. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 128 milliseconds.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh,  **$\overline{\text{RAS}}$ -only refresh**,  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh**, and **hidden refresh** are available on this device for greater system flexibility.

### $\overline{\text{RAS}}$ -Only Refresh

$\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high ( $V_{IH}$ ) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh

$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh is enabled by bringing  $\overline{\text{CAS}}$  active before  $\overline{\text{RAS}}$ . This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{\text{W}}$  must be inactive for time  $t_{WRP}$  before and time  $t_{WRH}$  after  $\overline{\text{RAS}}$  active transition to prevent switching the device into a **test mode cycle**.

### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding  $\overline{\text{CAS}}$  active at the end of a read or write cycle, while  $\overline{\text{RAS}}$  cycles inactive for  $t_{RP}$  and back to active, starts the hidden refresh. This is essentially the execution of a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh from a cycle in progress (see Figure 1).  $\overline{\text{W}}$  is subject to the same conditions

with respect to  $\overline{\text{RAS}}$  active transition (to prevent test mode cycle) as in  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh.

### $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test**. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test cycle timing diagram**.

The test can be performed only after a minimum of **8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$**  initialization cycles. The test procedure is as follows:

1. Write "0"s into all memory cells (normal write mode).
2. Select a column address, and read "0" out of the cell by performing  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test, read cycle**. Repeat this operation 1024 times.
3. Select a column address, and write "1" into the cell by performing  **$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh counter test, write cycle**. Repeat this operation 1024 times.
4. Read "1"s (normal read mode), which were written at step 3.
5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

### ORDERING INFORMATION (Order by Full Part Number)

Motorola Memory Prefix **MCM**  
Part Number **16200**  
Speed (60 = 60 ns, 70 = 70 ns) **X XX**  
Package (R = 88 Pin Memory Card)

Full Part Numbers — MCM16200R860 MCM16200R870