

#### **FEATURES**

- Green-mode PWM Controller
- Low Start-Up Current (8uA)
- Low Operating Current (4mA)
- Programmable PWM frequency with Jittering
- Peak-current-mode Operation
- Cycle-by-Cycle Current Limiting
- Synchronized Slope Compensation
- Leading-Edge Blanking
- Constant Output Power Limit (Full AC Input Range)
- VDD Over Voltage Protection (OVP)
- Programmable Over Temperature Protection (OTP)
- Internal Latch Circuit (OTP, OVP) Options
- Internal Open-loop Protection

### **APPLICATIONS**

General-purpose sw itch mode pow er supp lies and flyback power converters, including:

- Notebook Power Adapters
- Open-Frame SMPS

### **DESCRIPTION**

The hi ghly i ntegrated S G6842J se ries of P WM controllers provides se veral feat ures t o enhance t he performance of flyback converters.

To m inimize standby p ower co nsumption, a proprietary green-mode fun ction pro vides of f-time modulation t o co ntinuously dec rease t he swi tching


frequency at 1 ight-load co nditions. To a void acoustic-noise p roblem, the m inimum PWM frequency set above 20kHz. This green-mode function enables the power supp ly to easily meet in ternational power conservation r equirements. To further re duce p ower consumption, SG 6842J is m anufactured by using the BiCMOS process. This allows the lowest start-up current around 8uA, and the operating current is only 4mA. As a result, large start-up resistance can be used.

SG6842J in tegrates freq uency j ittering fun ction internally. The frequency jittering function helps reduce EMI em ission of a power supply with minimum line filters. Also, its built-in synchronized slope compensation achieves st able pea k-current-mode c ontrol. The proprietary internal line c ompensation ensures c onstant output power limit over a wide AC input voltages, from 90VAC to 264VAC.

SG6842J pr ovides many protection f unctions. In addition to cycle-by-cycle current limiting, the internal open-loop protection circuit ensures safety should an open loop or output short-circuit failure occurs. PWM output is disabled till V  $_{\rm DD}$  d rops below the UVLO lo wer limit. Then, the controller starts up again. As long as  $V_{\rm DD}$  exceeds about 24V, the internal OVP circuit is triggered. An external NTC thermistor can be applied for over-temperature protection. For OV P and OTP, the protection mode can be chosen to be latch off or autorecovery.


SG6842J is av ailable in a n 8 -pin DIP o r S OP package.

### TYPICAL APPLICATION






### **MARKING DIAGRAMS**



F: L = OTP Latch, C = OTP auto-recovery
T: D = DIP, S = SOP
P: Z = Lead Free + ROHS
Compatible
Null=regular package
XXXXXXX: Wafer Lot
YY: Year; WW: Week
V: Assembly Location

### **PIN CONFIGURATION**



### **ORDERING INFORMATION**


Part Number	OTP Latch	Package
SG6842JLSZ	Yes	8-Pin SOP (Lead Free)
SG6842JLDZ	Yes	8-Pin DIP (Lead Free)
SG6842JCSZ	No	8-Pin SOP (Lead Free)
SG6842JCDZ	No	8-Pin DIP (Lead Free)

### **PIN DESCRIPTIONS**

Pin No.	Symbol	Function	Description
1	GND	Ground	Ground.
2 FB		Feedback	The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is determined in response to the signal from this pin and the current-sense signal from Pin 6. If FB voltage exceeds a threshold, the internal protection circuit will disable PWM output after a predetermined delay time.
3	VIN	Start-Up Input	For start-up, this pin is pulled high to the rectified line input via a resistor. Since the start-up current requirement of the SG6842J is very small, a large start-up resistance can be used to minimize power loss. Under normal operation, this pin is also used to detect the line voltage. As a result, constant output power limit over a universal AC input range can be achieved.
4	RI	Reference Setting	A resistor connected from the RI pin to GND pin will provide the SG6842J with a constant current source. This determines the center PWM frequency. In creasing the resistance w ill reduce PWM frequency. Using a $26k\Omega$ resistor R <sub>I</sub> results in a $65kHz$ center PWM frequency.
5	RT	Temperature Detection	For over-temperature protection. An external NTC thermistor is connected from this pin to GND pin. The impedance of the NTC will decrease at high temperatures. Once the voltage of the RT pin drops below a fixed limit, PWM output will be disabled.
6	SENSE	Current Sense	Current sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle current limiting.
7	VDD	Power Supply	Power Supply. If VDD ex ceeds a threshold, the internal protection circuit will disable PWM output.
8	GATE	Driver Output	The totem-pole output driver for the power MOSFET. It is internally clamped below 18V



## **BLOCK DIAGRAM**



SG6842J

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Test Condition		Value	Unit
V <sub>DD</sub> Suppl	y Voltage			25	V
V <sub>IN</sub>	Input Terminal			30	V
$V_{FB}$	Input Voltage to FB Pin			-0.3 to 7V	V
$V_{SENSE}$	Input Voltage to SENSE Pin			-0.3 to 7V	V
$V_{RT}$	Input Voltage to RT Pin			-0.3 to 7V	V
$V_{RI}$	Input Voltage to RI Pin			-0.3 to 7V	V
D. D	an Disabation	at T <sub>A</sub> < 50°C	DIP	800	
P <sub>D</sub> Pow	er Dissipation		SOP	400	mW
D. Thermod	Desistance	Junction-Air	DIP	82.5	°C/W
R <sub>⊕ J-A</sub> Thermal	Resistance		SOP	141	C/VV
TJ	Operating Junction Temperature			-40 to +125	°C
T <sub>STG</sub>	Storage Temperature Range			-55 to +150	°C
т	Load Taranarativas (Caldarinas)	10 sec	DIP	260	00
T∟	Lead Temperature (Soldering)	10 sec	SOP	230	°C

<sup>\*</sup>All voltage values, except differential voltages, are given with respect to GND pin.

## RECOMMENDED OPERATING JUNCTION TEMPERATURE: -30°C ~ 85°C\*

## **ELECTRICAL CHARACTERISTICS (VDD = 15V, T<sub>A</sub> = 25°C, unless noted)**

### **VDD Section**

Symbol Para	m eter	Test Condition	Min.	Typ.	Max.	Unit
V <sub>OP</sub>	Continuously Operating Voltage				22	V
$V_{\text{TH-ON}}$	Turn-on Threshold Voltage		15.5	16.5	17.5	V
$V_{\text{TH-OFF}}$	Turn-off Voltage		9.5	10.5 11.5	V	
I <sub>DD-ST</sub> Start-Up	Current	$V_{DD}$ = 15V, $R_{I}$ = 26 k $\Omega$ GATE with 1nF to GND			30	uA
I <sub>DD-OP</sub>	Operating Supply Current	GATE open		4	5	mA
$V_{DD-OVP}$	V <sub>DD</sub> Over Voltage Protection		23.2	24.2	25.2	V
$T_{VDD-OVP}$	V <sub>DD</sub> OVP Debounce Time	$RI = 26k\Omega$		100		usec


### **RI Section**

Symbol Pa	am eter	Test Condition	Min.	Typ.	Max.	Unit
RI <sub>NOR</sub>	R <sub>I</sub> Operating Range		15.5		36	kΩ
RI <sub>MAX</sub> Max	. R <sub>I</sub> value for Protection			230		kΩ
RI <sub>MIN</sub>	Min. R <sub>i</sub> value for Protection			10		kΩ

<sup>\*</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

<sup>\*</sup>For proper operation





## **Oscillator Section**

Symbol	Parameter	Parameter		Min.	Тур.	Max.	Unit
Fosc	Name of DWA Engage	Center Frequency	D - 2014 O	62	65	68	L1 I=
	Normal PWM Frequency  Jitter Range		$R_{l} = 26k\Omega$	±3.7 ±4.2		±4.7	kHz
T <sub>JTR</sub> Jittering	Period		$R_1 = 26k\Omega \ 3.9$		4.4	4.9	mS
F <sub>OSC-G-MIN</sub>	Green-Mode Min. Frequer	ісу	$R_1 = 26k\Omega$	18	22	25	kHz
F <sub>DV</sub>	Frequency Variation Versus V <sub>DD</sub> Deviation		VDD = 11.5V to 20V			5	%
F <sub>DT</sub>	Frequency Variation Versus Temp. Deviation		T <sub>A</sub> = -30 to 85 °C			5	%

## **Feedback Input Section**

Symbol Para	m eter	Test Condition	Min.	Typ.	Max.	Unit
A <sub>V</sub>	FB Input to Current Comparator Attenuation	@Green mode	1/4.5	1/4	1/3.5	V/V
Z <sub>FB</sub>	Input Impedance		4		7	kΩ
$I_{HGH}$	Output High Voltage	FB pin open	5.5			V
√ <sub>FB-OL</sub>	FB open-loop trigger level		5		5.4	V
LPS	FB open-loop Protection Delay	$R_I = 26k\Omega$	50 56		62 mS	
/ <sub>N</sub>	Green-Mode Entry FB Voltage		1.9	2.1	2.3	V
/ <sub>G</sub>	Green-Mode Ending FB Voltage		V <sub>N</sub> -0.6 V	<sub>N</sub> -0.5 V	<sub>N</sub> -0.4 V	
G-TEST Burst-M	ode test Frequency	V <sub>G</sub> +20mV	F <sub>OSC-G-MIN</sub> +0.5			KHz
ZERO	PWM OFF FB Voltage				1.5	mA

## **Current Sense Section**

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
$Z_{CS}$	Input Impedance		12			kΩ
$V_{TH80}$	Threshold voltage for current limit	$I_{VIN}$ = 80uA, $R_I$ = 26k $\Omega$	0.81 0.84		0.87 V	
V <sub>TH160</sub>	Threshold voltage for current limit	$I_{VIN}$ = 160uA, $R_I$ = 26k $\Omega$	V <sub>TH80</sub> -0.085	V <sub>TH80</sub> -0.07	V <sub>TH80</sub> -0.055	V
$T_PD$	Propagation Delay to GATE Output			100	200	nS
$T_LEB$	Leading Edge Blanking Time		260	360	460	nS
V <sub>SLOPE</sub> Slope	Compensation	SENSE= $2K\Omega$ , Dut y = $DCY_{MAX}$	0.34 0.37		0.41 V	



SG6842J

## **GATE Section**


Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
DCY <sub>MAX</sub>	Maximum Duty Cycle		80	85	90	%
V <sub>OL</sub> Output	Voltage Low	$V_{DD}$ =15V, $I_{O}$ = 50mA			1.5	V
V <sub>OH</sub> Output	Voltage High	$V_{DD}$ =12V, $I_{O}$ = 50mA	8V			V
$T_R$	Rising Time	$V_{DD}$ =15V, $C_L$ = 1nF	150	250	350	nS
T <sub>F</sub> Fal	ling Time	$V_{DD}$ =15V, $C_L$ = 1nF	30	50	90	nS
lo	Peak Output Current	V <sub>DD</sub> =15V, GATE=6V	230			mA
$V_{CLAMP}$	Gate Output Clamping Voltage	VDD = 22V		18	19	V


## **RT Section**


Symbol Param eter		Test Condition	Min.	Тур.	Max.	Unit
I <sub>RT</sub>	Output Current of RT pin	$R_I = 26k\Omega$	67	70	73	uA
V <sub>OTP-STOP</sub>	Trigger Voltage for Over-temperature Protection		1.015	1.05	1.085	V
T <sub>OTP-LATCH</sub>	Over-temperature Latch-off Debounce.	$R_1 = 26k\Omega, V_{RT} < 0.7V 60$		100	140	uS





### **TYPICAL CHARACTERISTICS**




































## **OPERATION DESCRIPTION Start-Up Current**

The typical start-up current is only 8uA. This allows a high resistance, low-wattage start-up resistor to be used, to m inimize powe r l oss. A 1.5 M  $\Omega$ , 0.25W, star t-up resistor and a 10uF/25V VDD hold-up capacitor would be sufficient for an AC/DC adapter with a universal input range.

## **Operating Current**

The required operating current has been reduced to 4mA. This results in higher efficiency and reduces the VDD hold-up capacitance requirement.

### **Green-Mode Operation**

The proprietary gr een-mode fu nction pr ovides off-time modulation to continuously decrease the PWM frequency under ligh t-load co nditions. To avo id acoustic-noise prob lem, the minimum PWM frequency set above 20kHz. This green-mode function dramatically reduces power co nsumption u nder l ight-load and zero-load conditions. Power supp lies using a SG6 842J controller can easily meet even the most restrictive international regulations regarding stand by power consumption.

### **Oscillator Operation**

A resistor connected from the R I pin to GND pin generates a constant current source for the S G6842J controller. This current is used to determine the center PWM frequency. In creasing the resistance will reduce PWM frequency. Using a 26k  $\Omega$  resistor R I results in a corresponding 65kHz PWM frequency. The relationship between RI and the switching frequency is:

$$f_{PWM} = \frac{1690}{\mathsf{R}_{\mathsf{I}}(\mathsf{k}\Omega)}(\mathsf{kHz})$$
 -----(1)

SG6842J also integrates frequency jittering function internally. The frequency variation ranges from around

61kHz to 69kHz for a cent er freque ncy 65kHz. The frequency jittering function helps reduce EMI emission of a power supply with minimum line filters.

$$I_{RT} = \frac{70uA}{\mathsf{Ri}\,(\mathsf{k}\Omega)} \bullet 26 ----(2)$$

## **Leading Edge Blanking**

Each time the power MOSFET is switched on, a turn-on spike will inevitably occur at the sense-resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled, and it cannot switch off the gate drive.

### **Under-Voltage Lockout (UVLO)**

The turn-on/turn-off thresholds are fixed internally at 10.5V/16.5V. To enable a SG6842J controller during start-up, the hold-up capacitor must first be charged to 16.5V through the start-up resistor.

The hold-up capacitor will continue to supply VDD before energy can be delivered from the auxiliary winding of the main transformer. VDD must not drop below 10.5V during t his st art-up pr ocess. This U VLO h ysteresis window ensures that the hold-up capacitor can adequately supply VDD during start-up.

### **Gate Output / Soft Driving**

The SG6842J BiCMOS output stage is a fast totem pole gate driver. Cross-conduction has been a voided to minimize heat di ssipation, increase efficiency, and enhance reliability. The output driver is clam ped by an internal 18V Zener diode in order to protect the power MOSFET transistors from any harmful over-voltage gate signals. A soft driv ing waveform is i mplemented to minimize EMI.

### **Slope Compensation**

The sensed voltage across the current sense resistor is used for peak-current-mode control and cycle-by-cycle current limiting. The built-in slope compensation



function improves po wer sup ply stab ility and prevents peak-current-mode cont rol from causi ng sub-harmonic oscillations. Within every switching cycle, the SG6842J controller prod uces a positively slop ed, syn chronized ramp signal.

## **Constant Output Power Limit**

When the SENSE voltage across the sense resistor  $R_S$  reaches the threshold voltage, the output GATE drive will be turned off following a small propagation delay  $T_{PD}$ . This propagation delay will result in an additional current proportional to T $_{PD}{}^*V_{IN}/L_P$ . The propagation delay is nearly constant regardless of the input line voltage  $V_{IN}$ . Higher input line voltages will result in larger additional currents. Thus, under high input-line voltages the output power limit will be higher than under low input-line voltages.

The output power li mit variation can be significant over a wide range of AC input voltages. To compensate for this, the threshold voltage is adjusted by the current  $I_{\rm IN}$ . Since the pin VIN is connected to the rectified input line voltage through the start-up resistor, a higher line voltage will result in a higher current  $I_{\rm IN}$  through the pin VIN.

The t hreshold v oltage dec reases i f t he cu rrent I  $_{\rm IN}$  increases. A small threshold voltage will force the output GATE drive t o term inate earlier, t hus reducing to tal PWM turn-on time, and making the output power equal to that of the low lin e i nput. Th is proprietary in ternal compensation feature e nsures a constant output power limit over a wide range of AC input voltages (90VAC to 264VAC).

### **VDD Over-voltage Protection**

VDD over-voltage pro tection has been built in to prevent damage due to over voltage conditions. When the voltage VDD exceeds the internal thre shold due to abnormal conditions, PWM ou tput will be turned off. Over-voltage conditions are u sually cau sed by open feedback loops.

#### **Limited Power Control**

The FB voltage will in crease every time the output of the power supply is shorted or over-loaded. If the FB voltage remains higher than a built-in threshold for longer than  $T_{LPS}$ , PWM output will then be turned off. As PWM output is turn ed off, the supply voltage VDD will also begin decreasing.

When VDD goes below the turn-off th reshold (eg, 10.5V) the controller will be totally shut down. VDD will be charged up to the turn-on threshold voltage of 16.5V through the start-up resistor until PWM output is restarted. This protection feature will continue to be activated as long as the over-loading condition persists. This will prevent the power supply from overheating due to over loading conditions.

### **Protection Latch Circuit**

For the SG6842J family, the built-in latch function provides a v ersatile p rotection feat ure t hat d oes not require e xternal components. See ordering in formation for a detailed description. To reset the latch circuit, it is necessary to disconnect the AC line voltage of the power supply.

### **Thermal Protection**


An external NTC thermistor can be connected from the RT pin to ground. A fixed current  $I_{RT}$  is sourced from the RT pin n. Because the impedance of the NTC will decrease at high temperatures, when the voltage of the RT pin drops below 1.065V, PWM output will be disabled. The RT pin output c urrent i s rel ated t o t he PWM frequency programming resistor  $R_{\rm I}$ 


### **Noise Immunity**

Noise from the current se nse or the c ontrol signal may cause significant pulse width jitter, particularly in continuous-conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. The designer should avoiding 1 ong PC Bt races and component 1 eads. Compensation and filter components should be located near the SG6842J. Finally, increasing the power-MOS gate resistance is advised.



# PACKAGE INFORMATION 8PINS-DIP(D)







## **Dimensions**


Cumphal	Millimet	ers Inches				
Symbol	Min.	Typ. Max.		Min.	Тур. Мах.	
Α		5.334				0.210
A1	0.381	0.015				
A2	3.175	3.302	3.429	0.125	0.130	0.135
b		1.524	0.060			
b1		0.457	0.018			
D	9.017	9.271 10.160		0.355 0.365 0	400	
E		7.620	0.300			
E1	6.223	6.350 6.477 0	245 0.250 0.2	55		
е		2.540	0.100			
L	2.921	3.302 3.810 0	115 0.130 0.1	50		
еВ	8.509	9.017 9.525 0	335 0.355 0.3	75		
θ°	0°	7° 15	0	0°	7° 15	0




## 8PINS-SOP(S)









## **Dimensions**

Symbol	Millimet	er		Inch		
Symbol	Min.	Typ.	Max.	Min.	Typ.	Max.
A 1.346			1.752	0.053		0.069
A1 0.101			0.254	0.004		0.010
b		0.406			0.016	
С		0.203			0.008	
D 4.648			4.978	0.183		0.196
E 3.810			3.987	0.150		0.157
e 1.016		1.270	1.524	0.040	0.050	0.060
F		0.381X45°			0.015X45°	
H 5.791			6.197	0.228		0.244
L 0.406			1.270	0.016		0.050
θ°	0°	8	•	0°		8°



### **DISCLAIMERS**

### LIFE SUPPORT

System General's products are not designed to be used as components in devices intended to support or sustain human life. Use of System General's products in components intended for surgical implant into the body, or other applications in which failure of System General's products could create a situation where personal death or injury may occur, is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in medical applications.

### **MILITARY**

System General's products are not designed for use in military applications. Use of System General's products in military applications is not authorized without the express written approval of System General's Chief Executive Officer. System General will not be held liable for any damages or claims resulting from the use of its products in military applications.

### RIGHT TO MAKE CHANGES

System General reserves the right to change this document and/or this product without notice. Customers are advised to consult their System General sales representative before ordering.