

PS20100 Wideband PLL FM Demodulator

Data Sheet 210893 issue 3 Apr-11

FEATURES

- Single chip PLL system for wideband FM demodulation
- Simple low component count application
- Allows for application of threshold extension
- Fully balanced low radiation design
- High operating input sensitivity
- Improved VCO stability with variations in supply or temperature
- AGC detect and bias adjust
- 75Ω video output drive with low distortion levels
- Dynamic self biasing analog AFC
- Full ESD Protection (Normal ESD handling procedures should be observed)

APPLICATIONS

- Satellite receiver systems
- Data communications Systems

Ordering Information

PS20100C1S1C1 (tubes) PS20100C1S1CT (tape & reel) Package 16 lead SOIC (0.150" body width)

-20 °C to +80 °C

The PS20100 is a wideband PLL FM demodulator, intended for application in satellite tuners and data communication systems.

The device contains all elements necessary, with the exception of an external oscillator sustaining network and loop feedback components, to form a complete PLL system operating at frequencies up to 800MHz.

An AFC with window adjust is provided, whose output signal can be used to correct for any frequency drift at the head end local oscillator.




Fig. 1 Pin Connections - Top View

Tel: +44 1793 518000






Fig. 2 PS20100 block diagram




Fig. 3 PS20100 block diagram

Data Sheet 210893 Issue 3

Plessey Semiconductors Ltd.



ELECTRICAL CHARACTERISTICS

 T_{amb} = -20 °C to +80 °C, V_{CC} = +4.5V to +5.5V. The electrical characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

Ohawa atasiatia	Value			Units	0 - 100	
Characteristics	Min.	Тур.	Max.		Conditions	
Supply current		36	40	mA		
Operating frequency	300		800	MHz		
Input sensitivity		-40		dBm	Preamp limiting	
Input overload	0			dBm		
VCO sensitivity (dF/dV)	25	32	39	MHz/V	Refer to application in Fig. 3	
VCO linearity		25		%	Refer to application in Fig. 3; with	
					13.5MHz p-p deviation	
VCO supply stability		2.0		MHz/V	See note 5	
VCO temperature stability		20		KHz/℃	See note 5	
Phase detector gain		0.5		V/rad	Differential loop filter	
		0.25		V/rad	Single ended loop filter	
Loop amplifier input impedance	450	570	700	Ω	Single ended	
Loop amplifier output impedance		25		Ω	Single ended	
Loop amplifier open loop gain		38		dB	Single ended	
Loop amplifier gain bandwidth product		240		MHz	Single ended	
Loop amplifier output swing			1.2	Vp-p	Single ended	
Video drive output impedance	55	75	95	Ω		
Video drive:						
Luminance nonlinearity		1.9	5	%	1KΩ load, See note 3 and 4	
- differential gain		0.5	2.5	%	75KΩ load, See note 3 and 4	
- differential phase		1.0	3	Degree	75KΩ load, See note 3 and 4	
- intermodulation			-40	dB	See notes 1, 3 and 4	
- signal/noise	66	72		dB	1KΩ load, See note 2 and 4	
- Tilt		0.3	3	%	1KΩ load, See note 3 and 4	
- baseline distortion		0.4	2	%	1KΩ load, See note 3 and 4	
AGC output current	10		400	μΑ	Maximum load voltage drop 2V	
AGC bias current	0		250	μΑ		
AFC window current	0		400	μΑ	400μA gives 1.5V deadband window	
AFC charge pump current		50		μΑ		
AFC leakage current			10	μΑ	With charge pump disabled	
AFC output saturation voltage			0.4	V	AFC output enabled	

Note 1. Product of input modulation f 1 at 4.43MHz, 13.5MHz p—p deviation and f 2 at 6MHz p—p deviation, (PAL chroma and sound subcarriers).

Data Sheet 210893 Issue 3

Plessey Semiconductors Ltd.

Note 2. Ratio of output video signal with input modulation at 1MHz, 13.5MHz p-p deviation, to output rms noise in 6MHz bandwidth with no input modulation.

Note 3. Input test signal pre-emphasised video 13.5MHz p-p deviation. Output voltage 600mV pk-pk.

Note 4. See Fig 3

Note 5. Assuming operating frequency of 479.5MHz set with Vcc @ 5.0V and ambient temperature of +20 °C. Only applies to Application shown in Fig. 4. also refer to Fig. 10.



ABSOLUTE MAXIMUM RATINGS

All voltages are referred to V_{EE} at 0V

Characteristics	Min.	Max.	Units	Conditions
Supply voltage	-0.3	7	V	
RF input voltage		2.5	Vp-p	
RF input DC offset	-0.3	V _{CC} +0.3	V	
Oscillator ± DC offset	-0.3	V _{CC} +0.3	٧	
Video ± DC offset	-0.3	V _{CC} +0.3	V	
Video feedback ± DC offset	-0.3	V _{CC} +0.3	V	
Video output DC offset	-0.3	V _{CC} +0.3	V	
AFC pump DC offset	-0.3	V _{CC} +0.3	٧	
AFC disable DC offset	-0.3	V _{CC} +0.3	V	
AFC deadband DC offset	-0.3	V _{CC} +0.3	V	
AGC bias DC offset	-0.3	V _{CC} +0.3	V	
AGC output DC offset	-0.3	V _{CC} +0.3	V	
Storage temperature	-55	125	.€	
Junction temperature		150	∞	
MP16 package thermal resistance, chip to ambient		111	°C/W	
MP16 package thermal resistance, chip to case		41	°C/W	
Power consumption at 5.5V		250	mW	
ESD protection - pins 1 to 15	2		kV	Mil-std-883 method 3015 class 1
ESD protection - Pin 16	1.7		kV	Mil-std-883 method 3015 class 1




Fig. 4 Standard Application Circuit

Data Sheet 210893 Issue 3

Plessey Semiconductors Ltd.



FUNCTIONAL DESCRIPTION

The PS20100 is a wideband PLL FM demodulator, optimised for application in satellite receiver systems and requiring a minimum external component count. It contains all the elements required for construction of a phase locked loop circuit, with the exception of tuning components for the local oscillator, and an AFC detector circuit for generation of error signal to correct for any frequency drift in the outdoor unit local oscillator.

A block diagram is contained in Figure 2 and the typical application in Figure 4.

The internal pin connections are contained in Figures 7 and 7a

In normal applications the second satellite IF frequency of typically 402 or 479.5MHz is fed to the RF preamplifier, which has a working sensitivity of typically -40 dBm, depending on application and layout. The preamplifier contains an RF level detect circuit, which generates an AGC signal that can be used for controlling the gain of the IF amplifier stages, so maintaining a fixed level to the RF input of the PS20100, for optimum threshold performance. The bias point of the AGC circuit can be adjusted to cater for variation in AGC line voltage requirement and device input power. The typical AGC curves are shown in Fig. 10. It is recommended that the device is operated with an input signal between -30 and -35dBm. This ensures optimum linearity threshold performance, and gives a good safety margin over the typical sensitivity of -40dBm.

The output of the preamplifier is fed to the mixer section which is of balanced design for low radiation. In this stage the RF signal is mixed with the local oscillator frequency, which is generated by an on-board oscillator. The oscillator block uses an external varactor tuned sustaining network and is optimised for high linearity over the normal deviation range. A typical frequency versus voltage characteristic for the oscillator is contained in Figure 8. The loop output is designed to compensate for first order temperature variation effects; the typical stability is shown in Figure 9.

The output of the mixer is then fed to the loop amplifier around which feedback is applied to determine loop transfer characteristic. Feedback can be applied either in differential or single ended mode; if the appropriate phase detector gains are assumed in calculating loop filters, both modes should give the same loop response.

The loop amplifier drives a 75Ω output impedance buffer amplifier, which can either be connected to a 75Ω load or used to drive a high input impedance stage giving greater linearity and approximately 6dB higher demodulated signal output level.

DESIGN OF PLL LOOP PARAMETERS




Fig. 5 PLL Loop

Data Sheet 210893 Issue 3

Plessey Semiconductors Ltd.



The PS20100 is normally used as a type 1 second order loop and can be represented by the above diagram. For such a system the following parameters apply;

$$\tau = C1 . R1$$

$$\tau = C1 . R2$$

and

$$\tau = \frac{K_0 K_D}{\omega_n^2}$$

$$\tau = \frac{\xi}{\omega_n}$$

Where K_0 is the VCO gain in radian seconds per volt, K_D is the phase detector gain in volts per radian, ω_n is the natural loop bandwidth, ξ is the loop damping factor, R1 is loop amplifier input impedance

Note: K_0 is dependant on sensitivity of VCO used. $K_D = 0.25 \text{V/rad}$ single ended, 0.5V/rad differential. From these factors the loop 3dB bandwidth can be determined from the following expression;

$$\begin{split} \omega_{3dB}^2 &= \omega_n^2 (2\zeta^2 + 1) \,\pm\, \omega_n^2 \sqrt{(2\zeta^2 + 1)^2 + 1} \end{split}$$
 Which approximates to $\;\omega_{3dB} = 2\omega_n \;\;\text{when}\;\; \zeta = \frac{1}{\sqrt{2}}$

AFC FACILITY

The PS20100 contains an analog frequency error detect circuit, which generates DC voltage proportional to the integral of frequency error. If the incident RF is high then the AFC voltage increases, if low then the voltage decreases. The AFC voltage can then be converted by an ADC to be read by the micro controller for frequency fine tuning; if used in an I²C system it is recommended the device is used with the PS20500 frequency synthesiser.

The voltage corresponding to frequency alignment is arbitrary and user defined.

The AFC detect circuit contains a deadband centre around the aligned frequency. The deadband can be adjusted from zero window to approximately 25MHz width assuming an oscillator dF/dV of 15MHz/V. If the incident RF is within this window the AFC voltage does not integrate, except by component leakage.

With reference to Figure 6; in normal operation the demodulated video is fed to a dual comparator where it is compared with two reference voltages, corresponding to the extremes of the deadband, or window. These voltages are variable and set by the window adjust input.

The comparators produce two digital outputs corresponding to voltages above or below the voltage window, or frequency above or below deadband. These digital control signals are used to control a complimentary current source pump. The current signals are then fed to the input of an amplifier which is arranged as an integrator, so integrating the pulses into a DC voltage.

If the frequency is correctly aligned both the current source and sink are disabled, therefore the DC output voltage remains constant. There will be a small drift due to component leakage; the maximum drift can be calculated from;

$$\frac{\text{dV}}{\text{dt}} = \frac{I}{2500 \cdot C} \hspace{0.5cm} \text{where} \hspace{0.5cm} I = \frac{V_{CC}}{R_{EXT}} \text{ , } \hspace{0.5cm} C = C_{EXT}$$

Data Sheet 210893 Issue 3

Plessey Semiconductors Ltd.






Fig. 6 AFC system block diagram




Fig. 7 PS20100 I/O port internal circuitry






Fig. 7a PS20100 I/O port internal circuitry




Fig. 8 Typical VCO frequency vs DC control voltage






Fig.9 PS20100 VCO centre frequency uncompensated temperature stability




Fig. 10 AGC output voltage for differing values of AGC bias resistor



APPLICATION NOTES

Capture range

Under conditions when there is no RF input signal present, the PS20100 may react to spurious radiation from the free running oscillator coupling into the RF inputs. Because of the constant phase error between the VCO input to the phase detector and the spuriously coupled signal via the RF input, the phase comparator will drive the control voltage to either the bottom or the top of the range.

In such a case, the capture range will be asymmetrical about the VCO free running frequency, since any control voltage will only be able to tune the VCO in one direction if the tuning voltage is already at the max or min.

This effect can be avoided by driving the RF input differentially or achieving good common mode rejection to the VCO signal.

The lock range is independent of the above effects and will be symmetric about the centre of the phase detector S-curve provided the VCO is correctly aligned.

EXAMPLE

Loop out of lock

Tuning voltage =4.3V (maximum) frequency =520MHz (maximum

It is only possible to capture signals below this frequency since the VCO is already at its maximum frequency. Testing of capture range should be done with the device operating under normal conditions. An input signal of between -35dBm to -10dBm is suitable for such a measurement.

Lock range

Lock range should be symmetric about the centre of the S-curve. When the oscillator is sitting in the centre of the S-curve, the two video outputs will be at the same DC voltage.

RF oscillator design

The standard application circuit for the PS20100 is shown in Fig.4.

The layout of the VCO tank should follow normal good RF techniques - ie as compact as possible. This will minimise parasitics, thus giving improved VCO linearity and stability. The PCB layout used for testing purpose is shown in Fig. 11.

Setting up of oscillator


The VCO should be set up so that the desired input RF frequency is at the centre of the lock range. This will coincide with the centre of the S-curve and the point at which the AFC toggles when set to zero deadband.

The easiest way to centralise the VCO is to input an RF carrier which is being modulated by a low frequency squarewave. The tuning coil(s) should be adjusted until the AFC voltage toggles between 0.2V and V_{CC} 0.7V. The smaller the FM deviation of the squarewave used, the more accurate the setting will be.

A pre-emphasised video input containing black to white transitions can also be used for this setting, since the DC content in a pre-emphasised video is much less than that in non pre-emphasised video. This is important as any dc content in the input waveform will introduce an offset in the AFC transition point.

The setting can be confirmed by measuring the DC voltage on the two video outputs, the voltages should be the same when the oscillator is centred around the incoming frequency. This DC measurement must be carried out with an unmodulated carrier of the required frequency. Modulation must not be present, since by definition, the DC voltages would be changing, thus making accurate measurement difficult








Fig.11 Layout of demo board with component locations

For further information about this and other products, please visit: www.plesseysemiconductors.com

Legal Notice

Product information provided by Plessey Semiconductors Limited ("Plessey") in this document is believed to be correct and accurate. Plessey reserves the right to change/correct the specifications and other data or information relating to products without notice but Plessey accepts no liability for errors that may appear in this document, howsoever occurring, or liability arising from the use or application of any information or data provided herein. Neither the supply of such information, nor the purchase or use of products conveys any licence or permission under patent, copyright, trademark or other intellectual property right of Plessey or third parties.

Products sold by Plessey are subject to its standard Terms and Conditions of Sale that are available on request. No warranty is given that products do not infringe the intellectual property rights of third parties, and furthermore, the use of products in certain ways or in combination with Plessey, or non-Plessey furnished equipments/components may infringe intellectual property rights of Plessey.

The purpose of this document is to provide information only and it may not be used, applied or reproduced (in whole or in part) for any purpose nor be taken as a representation relating to the products in question. No warranty or guarantee express or implied is made concerning the capability, performance or suitability of any product, and information concerning possible applications or methods of use is provided for guidance only and not as a recommendation. The user is solely responsible for determining the performance and suitability of the product in any application and checking that any specification or data it seeks to rely on has not been superseded.

Products are intended for normal commercial applications. For applications requiring unusual environmental requirements, extended temperature range, or high reliability capability (e.g. military, or medical applications), special processing/testing/conditions of sale may be available on application to Plessey.

Data Sheet 210893 Issue 3

Plessey Semiconductors Ltd.