

December 2009

# FSQ0565RS/RQ Green-Mode Fairchild Power Switch (FPS™) for Quasi-Resonant Operation - Low EMI and High Efficiency

#### **Features**

- Optimized for Quasi-Resonant Converters (QRC)
- Low EMI through Variable Frequency Control and AVS (Alternating Valley Switching)
- High-Efficiency through Minimum Voltage Switching
- Narrow Frequency Variation Range over Wide Load and Input Voltage Variation
- Advanced Burst-Mode Operation for Low Standby Power Consumption
- Simple Scheme for Sync Voltage Detection
- Pulse-by-Pulse Current Limit
- Various Protection Functions: Overload Protection (OLP), Over-Voltage Protection (OVP), Internal Thermal Shutdown (TSD) with Hysteresis, Output Short Protection (OSP)
- Under-Voltage Lockout (UVLO) with Hysteresis
- Internal Startup Circuit
- Internal High-Voltage Sense FET (650V)
- Built-in Soft-Start (17.5ms)

## **Applications**

- Power Supply for LCD TV and Monitor, VCR, SVR, STB, and DVD & DVD Recorder
- Adapter

#### **Related Resources**

Visit: http://www.fairchildsemi.com/apnotes/ for:

- AN-4134: Design Guidelines for Offline Forward Converters Using Fairchild Power Switch (FPS™)
- AN-4137: Design Guidelines for Offline Flyback Converters Using Fairchild Power Switch (FPS™)
- AN-4140: Transformer Design Consideration for Offline Flyback Converters Using Fairchild Power Switch (FPS<sup>™</sup>)
- AN-4141: Troubleshooting and Design Tips for Fairchild Power Switch (FPS<sup>™</sup>) Flyback Applications
- AN-4145: Electromagnetic Compatibility for Power Converters
- AN-4147: Design Guidelines for RCD Snubber of DataSt Flyback Converters
  - AN-4148: Audible Noise Reduction Techniques for Fairchild Power Switch (FPS<sup>™</sup>) Applications
  - AN-4150: Design Guidelines for Flyback Converters Using FSQ-Series Fairchild Power Switch (FPS™)

## Description

A Quasi-Resonant Converter (QRC) generally shows lower EMI and higher power conversion efficiency than a conventional hard-switched converter with a fixed switching frequency. The FSQ-series is an integrated Pulse-Width Modulation (PWM) controller SenseFET specifically designed for quasi-resonant operation and Alternating Valley Switching (AVS). The PWM controller includes an integrated fixed-frequency oscillator, Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate driver, internal softstart, temperature-compensated precise current sources for a loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSQ-series can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective designs of guasi-resonant switching flyback converters.

# **Ordering Information**

	Product PKG. <sup>(5)</sup> Operation				Maximum Output Power <sup>(1)</sup>				
			Current	R <sub>DS(ON)</sub>	230V <sub>AC</sub> ±15% <sup>(2)</sup>		85-265V <sub>AC</sub>		Replaces
Number		Temp.	Limit	Max.	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	Devices
FSQ0565RSWDTU	TO-220F-	-25 to +85°C	2.25A		70W	80W	41W	60W	FSCM0565R
FSQ0565RQWDTU	6L	-23 to +65 C	3.0A	2.252	7000	0000			FSDM0565RE
FSQ0565RSLDTU			2.25A						FSCM0565R
FSQ0565RQLDTU	6L (L-Forming)	-25 to +85°C	3.0A	2.2Ω	70W	80W	41W	60W	FSDM0565RE



For Fairchild's definition of Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs\_green.html.

#### Notes:

- 1. The junction temperature can limit the maximum output power.
- 2.  $230V_{AC}$  or  $100/115V_{AC}$  with doubler.
- 3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
- 4. Maximum practical continuous power in an open-frame design at 50°C ambient.
- 5. Eco Status, RoHS

# **Application Diagram**




Figure 1. Typical Flyback Application

# **Block Diagrams**




Figure 2. Internal Block Diagram of FSQ0565RS




Figure 3. Internal Block Diagram of FSQ0565RQ

# **Pin Configuration**




Figure 4. Pin Configuration (Top View)

## **Pin Definitions**

Pin#	Name	Description
1	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.
2	GND	Ground. This pin is the control ground and the SenseFET source.
3	V <sub>CC</sub>	<b>Power Supply.</b> This pin is the positive supply input, providing internal operating current for both startup and steady-state operation.
4	FB	<b>Feedback.</b> This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 6V, the overload protection triggers, which shuts down the FPS.
5	Sync	<b>Sync.</b> This pin is internally connected to the sync-detect comparator for quasi-resonant switching. In normal quasi-resonant operation, the threshold of the sync comparator is 1.2V/1.0V.
6	V <sub>str</sub>	<b>Startup.</b> This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the $V_{CC}$ pin. Once $V_{CC}$ reaches 12V, the internal current source is disabled. It is not recommended to connect $V_{str}$ and Drain together.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Paramet	Min.	Max.	Unit		
V <sub>str</sub>	V <sub>str</sub> Pin Voltage	500		V		
V <sub>DS</sub>	Drain Pin Voltage		650		V	
V <sub>CC</sub>	Supply Voltage			20	V	
V <sub>FB</sub>	Feedback Voltage Range		-0.3	13.0	V	
V <sub>Sync</sub>	Sync Pin Voltage		-0.3	13.0	V	
I <sub>DM</sub>	Drain Current Pulsed		11	Α		
I <sub>D</sub>	Continuous Drain Current <sup>(6)</sup>	T <sub>C</sub> = 25°C		2.8	Α	
'D	Continuous Drain Current	T <sub>C</sub> = 100°C		1.7		
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>(7</sup>	)		190	mJ	
P <sub>D</sub>	Total Power Dissipation (T <sub>C</sub> =25°C	)		45	W	
TJ	Operating Junction Temperature		Internally	y limited	°C	
T <sub>A</sub>	Operating Ambient Temperature		-25	+85	°C	
T <sub>STG</sub>	Storage Temperature		-55	+150	°C	
ESD	Electrostatic Discharge Capability,	2.0		kV		
LOD	Electrostatic Discharge Capability,	2.	0	N.V		

#### Notes:

- 6. Repetitive rating: pulse-width limited by maximum junction temperature.
- 7. L=14mH, starting T<sub>.I</sub>=25°C.

## **Thermal Impedance**

 $T_A = 25$ °C unless otherwise specified.

Ī	Symbol	Parameter	Package	Value	Unit
Ī	$\theta_{JA}$	Junction-to-Ambient Thermal Resistance <sup>(8)</sup>	TO-220F-6L	50	°C/W
	$\theta_{JC}$	Junction-to-Case Thermal Resistance <sup>(9)</sup>	10-2201-0L	2.8	°C/W

#### Notes:

- 8. Free standing with no heat-sink under natural convection.
- 9. Infinite cooling condition refer to the SEMI G30-88.

## **Electrical Characteristics**

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
SENSEFE	SECTION			I	I	ı	ı
BV <sub>DSS</sub>	Drain Source Breakdown	Voltage	$V_{CC} = 0V, I_D = 100\mu A$	650			V
I <sub>DSS</sub>	Zero-Gate-Voltage Drain	Current	V <sub>DS</sub> = 560V			300	μΑ
R <sub>DS(ON)</sub>	Drain-Source On-State R	esistance	T <sub>J</sub> = 25°C, I <sub>D</sub> = 0.5A		1.76	2.20	Ω
C <sub>OSS</sub>	Output Capacitance		V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1MHz		78		pF
t <sub>d(on)</sub>	Turn-On Delay Time		V <sub>DD</sub> = 350V, I <sub>D</sub> = 25mA		22		ns
t <sub>r</sub>	Rise Time		V <sub>DD</sub> = 350V, I <sub>D</sub> = 25mA		52		ns
t <sub>d(off)</sub>	Turn-Off Delay Time		V <sub>DD</sub> = 350V, I <sub>D</sub> = 25mA		95		ns
t <sub>f</sub>	Fall Time		V <sub>DD</sub> = 350V, I <sub>D</sub> = 25mA		50		ns
CONTROL	SECTION					•	
t <sub>ON.MAX</sub>	Maximum On Time		T <sub>J</sub> = 25°C	8.8	10.0	11.2	μs
t <sub>B</sub>	Blanking Time		T <sub>J</sub> = 25°C, V <sub>sync</sub> = 5V	13.5	15.0	16.5	μs
t <sub>W</sub>	Detection Time Window		$T_J = 25^{\circ}C$ , $V_{sync} = 0V$		6.0		μs
$f_S$	Initial Switching Frequence	у		59.6	66.7	75.8	kHz
$\Delta f_{S}$	Switching Frequency Vari	ation <sup>(11)</sup>	-25°C < T <sub>J</sub> < 85°C		±5	±10	%
t <sub>AVS</sub>	AVC Trianguina	On Time	at V <sub>IN</sub> = 240V <sub>DC</sub> , Lm = 360μH		4.0		μs
V <sub>AVS</sub>	AVS Triggering Threshold <sup>(11)</sup> Feedback Voltage		(AVS triggered when $V_{AVS}$ > spec. and $t_{AVS}$ < spec.)		1.2		V
t <sub>SW</sub>	Switching Time Variance	by AVS <sup>(11)</sup>	Sync = 500kHz sine input $V_{FB} = 1.2V$ , $t_{ON} = 4.0\mu s$	13.5		20.5	μs
I <sub>FB</sub>	Feedback Source Curren	t	V <sub>FB</sub> = 0V	700	900	1100	μΑ
D <sub>MIN</sub>	Minimum Duty Cycle		V <sub>FB</sub> = 0V			0	%
V <sub>START</sub>	LIVI O Throughold Voltage			11	12	13	V
V <sub>STOP</sub>	UVLO Threshold Voltage		After turn-on	7	8	9	V
t <sub>S/S</sub>	Internal Soft-Start Time		With free-running frequency		17.5		ms
V <sub>OVP</sub>	Over-Voltage Protection (	FSQ0565RS)		18	19	20	V
V <sub>OVP</sub>	Over-Voltage Protection	Threshold Voltage	V <sub>CC</sub> = 15V, V <sub>FB</sub> = 2V	7.4	8	9.6	V
t <sub>OVP</sub>	(FSQ0565RQ)	Blanking Time <sup>(11)</sup>		1.0	1.7	2.4	μs
BURST-MO	DDE SECTION			ı			
V <sub>BURH</sub>				0.45	0.55	0.65	V
V <sub>BURL</sub>	Burst-Mode Voltages		T <sub>J</sub> = 25°C, t <sub>PD</sub> = 200ns <sup>(10)</sup>	0.25	0.35	0.45	V
Hysteresis					200		mV

Continued on the following page...

# **Electrical Characteristics** (Continued)

 $T_A = 25$ °C unless otherwise specified.

Symbol	l	Parameter	Condition	Min.	Тур.	Max.	Unit
PROTECT	ION SECTION				•	•	
I <sub>LIMIT</sub>	Peak Current	FSQ0565RS	$T_J = 25^{\circ}C$ , di/dt = 370mA/µs	2.00	2.25	2.50	Α
I <sub>LIMIT</sub>	Limit	FSQ0565RQ	$T_J = 25^{\circ}C$ , di/dt = 370mA/ $\mu$ s	2.64	3.0	3.36	Α
V <sub>SD</sub>	Shutdown Fee	dback Voltage	V <sub>CC</sub> = 15V	5.5	6.0	6.5	V
I <sub>DELAY</sub>	Shutdown Dela	ay Current	V <sub>FB</sub> = 5V	4	5	6	μΑ
t <sub>LEB</sub>	Leading-Edge	Blanking Time <sup>(11)</sup>			250		ns
t <sub>OSP</sub>		Threshold Time	T <sub>.1</sub> = 25°C		1.2	1.4	μs
V <sub>OSP</sub>	Output Short Protection <sup>(11)</sup>	Threshold Feedback Voltage	OSP triggered when t <sub>ON</sub> < t <sub>OSP</sub> , V <sub>FB</sub> > V <sub>OSP</sub> and lasts longer than	1.8	2.0		٧
t <sub>OSP_FB</sub>	1	Feedback Blanking Time	tosp_fb	2.0	2.5	3.0	μs
T <sub>SD</sub>	Thermal	Shutdown Temperature		125	140	155	0.0
Hys	Shutdown <sup>(11)</sup>	Hysteresis			60		°C
SYNC SEC	TION	y		ı	ı		
V <sub>SH1</sub>	Cura Threadad	d Voltage 4	15) 1 - 2)	1.0	1.2	1.4	V
V <sub>SL1</sub>	Sync Threshol	d voltage 1	$V_{CC} = 15V$ , $V_{FB} = 2V$	0.8	1.0	1.2	V
t <sub>sync</sub>	Sync Delay Tir	me <sup>(11, 12)</sup>			230		ns
V <sub>SH2</sub>	O The section	11/1/16		4.3	4.7	5.1	.,
V <sub>SL2</sub>	Sync Threshol	d Voltage 2	$V_{CC} = 15V, V_{FB} = 2V$	4.0	4.4	4.8	V
V <sub>CLAMP</sub>	Low Clamp Vo	ltage	I <sub>SYNC_MAX</sub> = 800μA, I <sub>SYNC_MIN</sub> = 50μA	0.0	0.4	0.8	٧
TOTAL DE	VICE SECTION				•		
I <sub>OP</sub>	Operating Sup	ply Current	V <sub>CC</sub> = 13V	1	3	5	mA
I <sub>START</sub>	Start Current		V <sub>CC</sub> = 10V (before V <sub>CC</sub> reaches V <sub>START</sub> )	350	450	550	μA
I <sub>CH</sub>	Startup Chargi	ng Current	V <sub>CC</sub> = 0V, V <sub>STR</sub> = minimum 50V	0.65	0.85	1.00	mA
V <sub>STR</sub>	Minimum V <sub>STF</sub>	Supply Voltage			26		V

## Notes:

- 10. Propagation delay in the control IC.
- 11. Guaranteed by design; not tested in production.
- 12. Includes gate turn-on time.

# Comparison Between FSDM0x65RNB and FSQ-Series

Function	FSDM0x65RE	FSQ-Series	FSQ-Series Advantages
Operation Method	Constant Frequency PWM	Quasi-Resonant Operation	<ul> <li>Improved efficiency by valley switching</li> <li>Reduced EMI noise</li> <li>Reduced components to detect valley point</li> </ul>
EMI Reduction	Frequency Modulation	Reduced EMI Noise	<ul><li>Valley Switching</li><li>Inherent Frequency Modulation</li><li>Alternate Valley Switching</li></ul>
Hybrid Control		CCM or AVS Based on Load and Input Condition	■ Improves efficiency by introducing hybrid control
Burst-Mode Operation	Burst-Mode Operation	Advanced Burst-Mode Operation	■ Improved standby power by advanced burst-mode
Strong Protections	OLP, OVP	OLP, OVP, OSP	■ Improved reliability through precise OSP
TSD	145°C without Hysteresis	140°C with 60°C Hysteresis	<ul><li>Stable and reliable TSD operation</li><li>Converter temperature range</li></ul>

# Differences Between FSQ0565RS and FSQ0565RQ

Function	FSQ0565RS	FSQ0565RQ	Remark
I <sub>LIM</sub>	2.25A	3.0A	<ul> <li>Lower current peak is suitable to reduce conduction loss</li> <li>Higher current peak is suitable for handling higher power</li> </ul>
Over Voltage Protection	V <sub>CC</sub> OVP (triggered by V <sub>CC</sub> voltage)	Sync OVP (triggered by Sync voltage)	Sync OVP is suitable when V <sub>CC</sub> voltage is pre regulated.

# **Typical Performance Characteristics**

These characteristic graphs are normalized at T<sub>A</sub>= 25°C.




Figure 5. Operating Supply Current (I<sub>OP</sub>) vs. T<sub>A</sub>




Figure 6. UVLO Start Threshold Voltage (V<sub>START</sub>) vs. T<sub>A</sub>




Figure 7. UVLO Stop Threshold Voltage  $(V_{STOP})$  vs.  $T_A$ 




Figure 8. Startup Charging Current ( $I_{CH}$ ) vs.  $T_A$ 




Figure 9. Initial Switching Frequency (f<sub>S</sub>) vs. T<sub>A</sub>




Figure 10. Maximum On Time (t<sub>ON.MAX</sub>) vs. T<sub>A</sub>

## Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at T<sub>A</sub>= 25°C.




Figure 11. Blanking Time (t<sub>B</sub>) vs. T<sub>A</sub>




Figure 12. Feedback Source Current (IFB) vs. TA




Figure 13. Shutdown Delay Current ( $I_{DELAY}$ ) vs.  $T_A$ 




Figure 14. Burst-Mode High Threshold Voltage  $(V_{burh})$  vs.  $T_A$ 




Figure 15. Burst-Mode Low Threshold Voltage  $(V_{burl})$  vs.  $T_A$ 




Figure 16. Peak Current Limit (I<sub>LIM</sub>) vs. T<sub>A</sub>

## Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at  $T_A$ = 25°C.




Figure 17. Sync High Threshold Voltage 1  $(V_{SH1})$  vs.  $T_A$ 




Figure 18. Sync Low Threshold Voltage 1 (V<sub>SL1</sub>) vs. T<sub>A</sub>




Figure 19. Shutdown Feedback Voltage (V<sub>SD</sub>) vs. T<sub>A</sub>




Figure 20. Over-Voltage Protection (V<sub>OV</sub>) vs. T<sub>A</sub>




Figure 21. Sync High Threshold Voltage 2  $(V_{SH2})$  vs.  $T_A$ 




Figure 22. Sync Low Threshold Voltage 2  $(V_{SL2})$  vs.  $T_A$ 

## **Functional Description**

**1. Startup:** At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor ( $C_a$ ) connected to the  $V_{CC}$  pin, as illustrated in Figure 23. When  $V_{CC}$  reaches 12V, the FPSTM begins switching and the internal high-voltage current source is disabled. The FPSTM continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless  $V_{CC}$  goes below the stop voltage of 8V.




Figure 23. Startup Circuit

2. Feedback Control: FPS employs current-mode control, as shown in Figure 24. An opto-coupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R<sub>sense</sub> resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing the duty cycle. This typically happens when the input voltage is increased or the output load is decreased.




Figure 24. Pulse-Width-Modulation (PWM) Circuit

- **2.1 Pulse-by-Pulse Current Limit:** Because current-mode control is employed, the peak current through the SenseFET is limited by the inverting input of PWM comparator ( $V_{FB}^*$ ), as shown in Figure 24. Assuming that the 0.9mA current source flows only through the internal resistor (3R + R = 2.8k), the cathode voltage of diode D2 is about 2.5V. Since D1 is blocked when the feedback voltage ( $V_{FB}$ ) exceeds 2.5V, the maximum voltage of the cathode of D2 is clamped at this voltage, clamping  $V_{FB}^*$ . Therefore, the peak value of the current through the SenseFET is limited.
- **2.2 Leading-Edge Blanking (LEB):** At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the  $R_{sense}$  resistor would lead to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FPS employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $t_{LEB}$ ) after the SenseFET is turned on.
- 3. Synchronization: The FSQ-series employs a quasi-resonant switching technique to minimize the switching noise and loss. The basic waveforms of the quasi-resonant converter are shown in Figure 25. To minimize the MOSFET's switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, which is indirectly detected by monitoring the  $V_{CC}$  winding voltage, as shown in Figure 25.




Figure 25. Quasi-Resonant Switching Waveforms

The switching frequency is the combination of blank time  $(t_B)$  and detection time window  $(t_W)$ . In case of a heavy load, the sync voltage remains flat after  $t_B$  and waits for valley detection during  $t_W$ . This leads to a low switching frequency not suitable for heavy loads. To correct this drawback, additional timing is used. The timing conditions are described in Figures 26, 27, and 28. When the  $V_{sync}$  remains flat higher than 4.4V at the end of  $t_B$ , which is instant  $t_X$ , the next switching cycle starts after internal delay time from  $t_X$ . In the second case, the next switching occurs on the valley when the  $V_{sync}$  goes below 4.4V within  $t_B$ . Once  $V_{sync}$  detects the first valley in  $t_B$ , the other switching cycle follows classical QRC operation.




Figure 26. V<sub>sync</sub> > 4.4V at t<sub>X</sub>




Figure 27.  $V_{sync}$  < 4.4V at  $t_X$ 




Figure 28. After V<sub>sync</sub> Finds First Valley

4. Protection Circuits: The FSQ-series has several self-protective functions, such as Overload Protection (OLP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart mode. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes  $V_{CC}$  to fall. When  $V_{CC}$  falls down to the Under-Voltage Lockout (UVLO) stop voltage of 8V, the protection is reset and the startup circuit charges the V<sub>CC</sub> capacitor. When the V<sub>CC</sub> reaches the start voltage of 12V, normal operation resumes. If the fault condition is not removed, the SenseFET remains off and V<sub>CC</sub> drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, reliability is improved without increasing cost.




Figure 29. Auto Restart Protection Waveforms

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in the normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the SenseFET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (V<sub>O</sub>) decreases below the set voltage. This reduces the current through the optocoupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V<sub>FB</sub>). If V<sub>FB</sub> exceeds 2.5V, D1 is blocked and the  $5\mu A$ current source starts to charge C<sub>B</sub> slowly up to V<sub>CC</sub>. In this condition, V<sub>FB</sub> continues increasing until it reaches 6V, when the switching operation is terminated, as shown in Figure 30. The delay time for shutdown is the time required to charge  $C_{FB}$  from 2.5V to 6V with 5 $\mu$ A. A 20 ~ 50ms delay time is typical for most applications.




Figure 30. Overload Protection

4.2 Abnormal Over-Current Protection (AOCP): When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Even though the FSQ-series has overload protection, it is not enough to protect the FSQ-series in that abnormal case, since severe current stress is imposed on the SenseFET until OLP triggers. The FSQ-series has an internal AOCP circuit, shown in Figure 31. When the gate turnon signal is applied to the power SenseFET, the AOCP Datablock is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.




Figure 31. Abnormal Over-Current Protection

**4.3 Output-Short Protection (OSP):** If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Such a steep current brings high voltage stress on the drain of SenseFET when turned off. To protect the device from such an abnormal condition, OSP is included in the FSQ-series. It is comprised of detecting  $V_{FB}$  and SenseFET turn-on time. When the  $V_{FB}$  is higher than 2V and the SenseFET turn-on time is lower than 1.2 $\mu$ s, the FPS recognizes this condition as an abnormal error and shuts down PWM switching until  $V_{CC}$  reaches  $V_{start}$  again. An abnormal condition output short is shown in Figure 32.





Figure 32. Output Short Waveforms

**4.4.1 V**<sub>CC</sub> **Over-Voltage Protection (OVP) of FSQ0565RS:** If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. In this case,  $V_{fb}$  climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until overload protection is activated. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an over-voltage protection (OVP) circuit is employed. In general,  $V_{CC}$  is proportional to the output voltage and the

FSQ-series uses  $V_{CC}$  instead of directly monitoring the output voltage. If  $V_{CC}$  exceeds 19V, an OVP circuit is activated, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation,  $V_{CC}$  should be designed below 19V.

4.4.2 Sync Over-Voltage Protection (OVP) of FSQ0565RQ: If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. V<sub>FR</sub> climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the peak voltage of the sync signal is proportional to the output voltage and the FSQ-series uses a sync signal instead of directly monitoring the output voltage. If the sync signal exceeds 8V, an OVP is triggered, shutting down the SMPS. To avoid undesired triggering of OVP during normal operation, two points are considered, as depicted in Figure 33. The peak voltage of the sync signal should be designed below 6V and the spike of the SYNC pin must be as low as possible to avoid getting longer than  $t_{\mbox{\scriptsize OVP}}$  by decreasing the leakage inductance shown at V<sub>CC</sub> winding coil.



www. DataSheet4Figure 33. OVP Triggering of FSQ0565RQ

**4.5 Thermal Shutdown with Hysteresis (TSD):** The SenseFET and the control IC are built in one package. This enables the control IC to detect the abnormally high temperature of the SenseFET. If the temperature

exceeds approximately 140°C, the thermal shutdown triggers IC shutdown. The IC resumes operation when the junction temperature decreases 60°C from TSD temperature and  $V_{CC}$  reaches startup voltage ( $V_{start}$ ).

- **5. Soft-Start:** The FPS has an internal soft-start circuit that increases PWM comparator inverting input voltage with the SenseFET current slowly after it starts. The typical soft-start time is 17.5ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. This mode helps prevent transformer saturation and reduces stress on the secondary diode during startup.
- **6. Burst Operation:** To minimize power dissipation in standby mode, the FPS enters burst-mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 34, the device automatically enters burst-mode when the feedback voltage drops below  $V_{BURL}$  (350mV). At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$  (550mV), switching resumes. The feedback voltage then falls and the process repeats. Burst-mode operation alternately enables and disables switching of the power SenseFET, thereby reducing switching loss in standby mode.




Figure 34. Waveforms of Burst Operation

7. Switching Frequency Limit: To minimize switching loss and Electromagnetic Interference (EMI), the MOSFET turns on when the drain voltage reaches its minimum value in quasi-resonant operation. However, this causes switching frequency to increases at light load conditions. As the load decreases or input voltage increases, the peak drain current diminishes and the switching frequency increases. This results in severe switching losses at light-load condition, as well as intermittent switching and audible noise. These problems create limitations for the quasi-resonant converter topology in a wide range of applications.

Α  $V_{DS}$  $t_B=15\mu s$ В  $V_{DS}$  $t_B=15\mu s$  $I_{DS}$  $I_{DS}$ С  $V_{DS}$  $I_{DS}$  $V_{DS}$ D t<sub>R</sub>=15µs  $t_W=6\mu s$ t<sub>s</sub> max = 21 μs FSQ0565 Rev. 00

Figure 35. QRC Operation with Limited Frequency

To overcome these problems, FSQ-series employs a frequency-limit function, as shown in Figures 35 and 36. Once the SenseFET is turned on, the next turn-on is prohibited during the blanking time ( $t_B$ ). After the blanking time, the controller finds the valley within the detection time window ( $t_W$ ) and turns on the MOSFET, as shown in Figures 35 and Figure 36 (Cases A, B, and C). If no valley is found during  $t_W$ , the internal SenseFET is forced to turn on at the end of  $t_W$  (Case D). Therefore, the devices have a minimum switching frequency of 48kHz and a maximum switching frequency of 67kHz.

**8. AVS (Alternating Valley Switching):** Due to the quasi-resonant operation with limited frequency, the switching frequency varies depending on input voltage, load transition, and so on. At high input voltage, the switching on time is relatively small compared to low input voltage. The input voltage variance is small and the switching frequency modulation width becomes small. To improve the EMI performance, AVS is enabled when input voltage is high and the switching on time is small.

Internally, quasi-resonant operation is divided into two categories; one is first-valley switching and the other is second-valley switching after blanking time. In AVS, two successive occurrences of first-valley switching and the other two successive occurrences of second-valley switching is alternatively selected to maximize frequency modulation. As depicted in Figure 36, the switching frequency hops when the input voltage is high. The internal timing diagram of AVS is described in Figure 37.




Figure 36. Switching Frequency Range




Figure 37. Alternating Valley Switching (AVS)

## **PCB Layout Guide**

Due to the combined scheme, FPS shows better noise immunity than conventional PWM controller and MOSFET discrete solutions. Furthermore, internal drain current sense eliminates noise generation caused by a sensing resistor. There are some recommendations for PCB layout to enhance noise immunity and suppress the noise inevitable in power-handling components.

There are typically two grounds in the conventional SMPS: power ground and signal ground. The power ground is the ground for primary input voltage and power, while the signal ground is ground for PWM controller. In FPS, those two grounds share the same pin, GND. Normally the separate grounds do not share the same trace and meet only at one point, the GND pin. More, wider patterns for both grounds are good for large currents by decreasing resistance.

Capacitors at the  $V_{CC}$  and FB pins should be as close as possible to the corresponding pins to avoid noise from the switching device. Sometimes Mylar® or ceramic capacitors with electrolytic for  $V_{CC}$  is better for smooth operation. The ground of these capacitors needs to connect to the signal ground (not power ground).

The cathode of the snubber diode should be close to the Drain pin to minimize stray inductance. The Y-capacitor between primary and secondary should be directly connected to the power ground of DC link to maximize surge immunity.

Because the voltage range of feedback and sync line is small, it is affected by the noise of the drain pin. Those traces should not draw across or close to the drain line.

When the heat sink is connected to the ground, it should be connected to the power ground. If possible, avoid using jumper wires for power ground and drain.




Figure 38. Recommended PCB Layout

Mylar® is a registered trademark of DuPont Teijin Films.

## **Typical Application Circuit**

Application	FPS™ Device	Input Voltage Range	Rated Output Power	Output Voltage (Maximum Current)
LCD Monitor Power Supply	FSQ0565RS	85-265V <sub>AC</sub>	50W	5.0V (2.0A) 14V (2.8A)

#### **Features**

- Average efficiency of 25%, 50%, 75%, and 100% load conditions is higher than 80% at universal input
- Low standby mode power consumption (<1W at 230V<sub>AC</sub> input and 0.5W load)
- Reduce EMI noise through valley switching operation
- Enhanced system reliability through various protection functions
- Internal soft-start (17.5ms)

### **Key Design Notes**

- The delay time for overload protection is designed to be about 23ms with C105 of 33nF. If faster/slower triggering of OLP is required, C105 can be changed to a smaller/larger value (e.g. 100nF for 70ms).
- The input voltage of V<sub>Sync</sub> must be between 4.7V and 8V just after MOSFET turn-off to guarantee hybrid control and to avoid OVP triggering during normal operation.
- The SMD-type 100nF capacitor must be placed as close as possible to V<sub>CC</sub> pin to avoid malfunction by abrupt pulsating noises and to improve surge immunity.

#### 1. Schematic




Figure 39. Demo Circuit of FSQ0565RS

### 2. Transformer




Figure 40. Transformer Schematic Diagram of FSQ0565RS

## 3. Winding Specification

Position	No	Pin (s→f)	Wire	Turns	Winding Method			
Тор	Insulation: Polyester Tape t = 0.025mm, 4 Layers							
	N <sub>p</sub> /2	2 → 1	0.4φ × 1	10	Center Solenoid Winding			
	Insulation: Polyester Tape t = 0.025mm, 2 Layers							
	N <sub>a</sub>	4 → 5	0.15 <b>φ</b> × 1	7	Center Solenoid Winding			
	Insulation:	Polyester Tape t = 0.025	5mm, 2 Layers					
	N <sub>5V</sub>	<b>7</b> → 6	$0.4\phi \times 3(TIW)$	3	Solenoid Winding			
	Insulation:	Polyester Tape t = 0.025	5mm, 2 Layers					
	$N_{5V}$	8 → 6	$0.4\phi \times 3(TIW)$	3	Solenoid Winding			
V	Insulation: Polyester Tape t = 0.025mm, 2 Layers							
	N <sub>14V</sub> /2	10 → 8	$0.4\phi \times 3(TIW)$	5	Solenoid Winding			
	Insulation: Polyester Tape t = 0.025mm, 2 Layers							
Bottom	N <sub>p</sub> /2	$3 \rightarrow 2$	0.4φ × 1	32	Two-Layer Solenoid Winding			

#### 4. Electrical Characteristics

	Pin	Specification	Remarks
Inductance	1 - 3	600μH ± 10%	67kHz, 1V
Leakage	1 - 3	15µH Maximum	Short all other pins

# www.DataSheet4U.com 5. Core & Bobbin


■ Core: EER3016 (Ae=109.7mm<sup>2</sup>)


■ Bobbin: EER3016


## 6. Demo Board Part List

Part	Value	Note	Part	Value	Note
Resistor		C205	47nF/50V	Film (Sehwa)	
R101	1ΜΩ	1W	C301	4.7nF/1kV	Y-cap(Samwha)
R102	75kΩ	1/2W		Indu	ictor
R103	43kΩ	1W	L201	5µH	5A Rating
R104	0Ω	jumper	L202	5µH	5A Rating
R105	100Ω	optional, 1/4W		Dic	ode
R107	39kΩ	1/4W, 1%	D101	IN4007	VISHAY
R108	27kΩ	1/4W, 1%	D102	UF4004	VISHAY
R201	620Ω	1/4W	ZD101	1N4745A	1W 16V Zener Diode (optional)
R202	1.2kΩ	1/4W	D201	MBRF10H100	10A,100V Schottky Rectifier
R203	18kΩ	1/4W, 1%	D202	MBRF1060	10A,60V Schottky Rectifier
R204	8kΩ	1/4W, 1%		I	C
R205	8kΩ	1/4W, 1%	IC101	FSQ0565RS	FPS™
/	Сара	citor	IC201	KA431 (TL431)	Voltage Reference
C101	150nF/275V <sub>AC</sub>	Box Capacitor(PILKOR)	IC202	FOD817A	Opto-Coupler
C102	150nF/275V <sub>AC</sub>	Box Capacitor(PILKOR)		Fu	ise
C103	100μF/400V	Electrolytic (Samwha)	Fuse	2A/250V	
C104	3.3nF/630V	Film (Sehwa)		N <sup>-</sup>	ТС
C105	33nF/50V	Film (Sehwa)	RT101	5D-9	
C106	100nF/50V	Mono (PILKOR)		Bridge	Diode
C107	47µF/50V	Electrolytic (Samyoung)	BD101	2KBP06M	Bridge Diode
C201	1000μF/25V	Low-ESR Electrolytic Capacitor(Samwha)	Line Filter		
C202	1000μF/25V	Low-ESR Electrolytic Capacitor(Samwha)	LF101	_F101 30mH	
C203	2200μF/10V	Low-ESR Electrolytic Capacitor(Samwha)	Transformer		
C204	1000μF/10V	Low-ESR Electrolytic Capacitor(Samwha)	T1	EER3016	Ae=109.7mm <sup>2</sup>

# **Package Dimensions**







NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE DOES NOT COMPLY

TO ANY CURRENT PACKAGING STANDARD.

- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) LEADFORM OPTION A
- E) DFAWING FILENAME: TO220A06REV3

Figure 41. 6-Lead, TO-220 Package (Forming)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, Dataspecifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.




Figure 42. 6-Lead, TO-220 Package (L-Forming)

www. DataPackage drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.



#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

intended to be an exhaus
AccuPower |
Auto-SPM |
Build it Now |
CorePLUS |
CorePOWER |
CROSSVOLT |
CTL™
Current Transfer Logic¹

CTL™
Current Transfer Logic™
DEUXPEED®
EcoSPARK®
EfficientMax™
EZSWITCH™\*

Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®

FACT® FAST® FastvCore | FETBench | FlashWriter®\*
FPS |
F-PFS |
FRFET®

Global Power Resource
Green FPS |
Green FPS | e-Series |
Gmax<sup>TM</sup>
GTO |

GTO|
IntelliMAX|
ISOPLANAR|
MegaBuck™
MiCROCOUPLER|
MicroFET|
MicroFeT|
MillerDrive™
MotionMax™
Motion-SPM™

PDP SPM™

OPTOLOGIC®

OPTOPLANAR®

Power-SPM PowerTrench®

PowerXS™ Programmable Active Droop

QFET®
QS |
Quiet Series |
RapidConfigure |

Saving our world, 1mW/W/kW at a time™ Signall/Vise™ SmartMax™ SMART START | SPM® STEALTH™ SuperFET | SuperSOT | -3

SuperFET |
SuperSOT | -3
SuperSOT | -6
SuperSOT | -8
SupreMOS™
SyncFET™
Sync-Lock™

the Pranchise TinyBoost |
TinyBuck |
TinyCalc |
TinyLogic® TinyCoper |
TinyPower |
TinyPower |
TinyWire |
Tiffault Detect |
TRUECURRENT |
SerDes |
UHC®

The Power Franchise

/ Serices\*
UHC®
Ultra FRFET |
UniFET |
VCX |
VisualMax |
XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.  The datasheet is for reference information only.

Rev. 144

© 2008 Fairchild Semiconductor Corporation

www.fairchildsemi.com

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.