

RoHS Compliant Product
A suffix of "-C" specifies halogen free


DESCRIPTION

The SSG8N10 is the highest performance trench
 N-ch MOSFETs with extreme high cell density , which provide
 excellent $R_{DS(on)}$ and gate charge for most of the synchronous
 buck converter applications .

FEATURES


- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

MARKING




PACKAGE INFORMATION

Package	MPQ	Leader Size
SOP-8	3K	13 inch



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.80	6.20	H	0.35	0.49
B	4.80	5.00	J	0.375	REF.
C	3.80	4.00	K	45°	
D	0°	8°	L	1.35	1.75
E	0.40	0.90	M	0.10	0.25
F	0.19	0.25	N	0.25	REF.
G	1.27 TYP.				



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹	I_D	8	A
$T_A=70^\circ\text{C}$		6.5	A
Pulsed Drain Current ²	I_{DM}	25	A
Total Power Dissipation @ $T_A=25^\circ\text{C}$ ⁴	P_D	1.5	W
Single Pulse Avalanche Energy ³	E_{AS}	26.6	mJ
Single Pulse Avalanche Current	I_{AS}	20	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	85	°C / W

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	100	-	-	V	$\text{V}_{\text{GS}}=0$, $\text{I}_D=250\mu\text{A}$
Gate-Threshold Voltage	$\text{V}_{\text{GS(th)}}$	1	-	2.5	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$, $\text{I}_D=250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$\text{V}_{\text{DS}}=80\text{V}$, $\text{V}_{\text{GS}}=0$
		-	-	10		$\text{V}_{\text{DS}}=80\text{V}$, $\text{V}_{\text{GS}}=0$
Static Drain-Source On-Resistance ²	$\text{R}_{\text{DS(ON)}}$	-	-	48	$\text{m}\Omega$	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=8\text{A}$
		-	-	50		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=4\text{A}$
Total Gate Charge ²	Q_g	-	60	-	nC	$\text{I}_D=3\text{A}$ $\text{V}_{\text{DS}}=80\text{V}$ $\text{V}_{\text{GS}}=10\text{V}$
Gate-Source Charge	Q_{gs}	-	9.2	-		
Gate-Drain ("Miller") Charge	Q_{gd}	-	9.9	-		
Turn-on Delay Time ²	$\text{T}_{\text{d(on)}}$	-	10.8	-		
Rise Time	T_r	-	27	-	nS	$\text{V}_{\text{DS}}=50\text{V}$ $\text{I}_D=3\text{A}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_L=3.3\Omega$
Turn-off Delay Time	$\text{T}_{\text{d(off)}}$	-	56	-		
Fall Time	T_f	-	24	-		
Input Capacitance	C_{iss}	-	3848	-		
Output Capacitance	C_{oss}	-	137	-	pF	$\text{V}_{\text{GS}}=0$ $\text{V}_{\text{DS}}=15\text{V}$ $f = 1.0\text{MHz}$
Reverse Transfer Capacitance	C_{rss}	-	82	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ⁵	EAS	6	-	-	mJ	$\text{V}_{\text{DD}}=25\text{V}$, $\text{L}=0.1\text{mH}$, $\text{I}_{\text{AS}}=10\text{A}$
Source-Drain Diode						
Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$\text{I}_S=1\text{A}$, $\text{V}_{\text{GS}}=0$, $T_J=25^\circ\text{C}$
Continuous Source Current ^{1,6}	I_S	-	-	8	A	$\text{V}_D=\text{V}_G=0$, Force Current
Pulsed Source Current ^{2,6}	I_{SM}	-	-	25	A	
Reverse Recovery Time	T_{rr}	-	25	-	nS	$\text{I}_F=7\text{A}$, $d\text{I}/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$
Reverse Recovery Charge	Q_{rr}	-	29	-	nC	

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper. 125°C/W when mounted on Min. copper pad.
- The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating . The test condition is $\text{V}_{\text{DD}}=25\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{L}=0.1\text{mH}$, $\text{I}_{\text{AS}}=20\text{A}$
- The power dissipation is limited by 150°C, junction temperature
- The Min. value is 100% EAS tested guarantee.
- The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform