



LUCV5002 Dual Video Operational Amplifier

Features

The LUCV5002 is a low-cost dual video operational amplifier optimized for applications requiring high output drive capability, such as unshielded twisted pairs in a telephony or data communications environment from -40°C to $+85^{\circ}\text{C}$.

- Output peak current in excess of 150 mA
- Can drive any capacitive load for $\text{Av} = +3/-2$
- Unity gain stable up to 10 pF loads
- Output swing to within 2 V of either supply
- Gain flatness <1 dB, dc to 30 MHz ($\text{Av} = +3$)
- Slew rate of 500 V/ μs
- Dual or single power supply up to 12 V
- Quiescent current varies by <2% from -40°C to $+85^{\circ}\text{C}$

Applications

- Driving unshielded twisted pairs
 - ATM LAN UTP
 - FTTC UTP
- 50 Ω or 75 Ω cable driver

Description

The LUCV5002 is a wideband, dual voltage-feedback operational amplifier designed for applications where high-speed, high-current (150 mA) driving capabilities are essential.

The LUCV5002 is optimized for closed-loop voltage gains of ± 3 (9.5 dB) in each amplifier. This operating condition provides gain flatness of better than 1 dB up to 30 MHz, and a slew rate of 500 V/ μs , while driving up to 150 mA (6 V peak-to-peak) into a transmission line with low distortion for monotone signals and less than 10% ringing for pulse signals. It is stable for

any capacitive load at $\text{Av} = +3/-2$, and stable over process and temperature variations with CL up to 10 pF at $\text{Av} = +1$.

The dual amplifiers are exact mirrors of each other, with individual power supply bonding pads for optimized matching and isolation. The LUCV5002 can operate on either single or dual power supplies with a range of 5 V to 12 V, requiring 2 V of headroom from each power supply.




Figure 1. Functional Block Diagram

Pin Information

Table 1. Pin Descriptions

Pin	Symbol	Description
1	OUT1	Amplifier #1 Output
2	-IN1	Amplifier #1 Negative Input
3	+IN1	Amplifier #1 Positive Input
4	VSM	Negative Power Supply Voltage
5	+IN2	Amplifier #2 Positive Input
6	-IN2	Amplifier #2 Negative Input
7	OUT2	Amplifier #2 Output
8	VSP	Positive Power Supply Voltage

ULTRASPEC
100049*

Functional Description

The LUCV5002 is a dual, voltage-feedback, operational amplifier designed to drive up to 150 mA into transmission lines at 30 MHz.

Each amplifier is optimized for a closed-loop voltage gain of 3 (9.5 dB), either inverting or noninverting, set by external resistors. The LUCV5002 is recommended for voltage gains between 2 (6 dB) and 5 (14 dB). For higher gains, the otherwise similar LUCV5006 is preferred.

The LUCV5002 is temperature compensated to minimize performance variations from -40°C to 85°C . Its input impedance is high (typically $8 \text{ M}\Omega \parallel 1 \text{ pF}$ at $\text{Av} = +1$). Internal compensation provides typical input bias currents of $\pm 400 \text{ nA}$.

The differential input stage is followed by a folded cascode stage, frequency compensated to ensure stability while permitting a slew rate of $500 \text{ V}/\mu\text{s}$. With a voltage gain of 3, the LUCV5002 is stable for any capacitive load.

Using cascaded emitter followers in the output stage (hence, the 2 V headroom requirement from each supply), each LUCV5002 amplifier can deliver over 150 mA peak, yet draw only 8.5 mA typical quiescent current.

With quiescent output stage feedthrough current in excess of 1 mA, the LUCV5002 exhibits minimal crossover distortion.

Absolute Maximum Ratings

Stresses in excess of absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Value
Supply Voltage	$V_8, 4$	12.0 V
Output Current	$I_1; I_7$	$\pm 210 \text{ mA}$
Power Dissipation	P	500 mW
Differential Input Voltages	$V_2, 3; V_5, 6$	$\pm 1.0 \text{ V}$
Pin Voltages Above VSP	Vany other pin, 8	0.3 V
Pin Voltage Below VSM	V_4 , any other pin	0.3 V
Storage Temperature	T_{stg}	-40°C to $+125^{\circ}\text{C}$
Junction Temperature	T_j	165 °C

Electrical Characteristics ($T_A = 25^\circ\text{C}$)

For Tables 2—8 ($T_A = 25^\circ\text{C}$), $V_{SP} = +5\text{ V}$, $V_{SM} = -5\text{ V}$, $R_L = 50\ \Omega$ unless otherwise noted. Parametric values in Tables 4—8 are from design simulations; parameters are 100% tested only when specifically noted.

Table 2. dc Characteristics

Parameter	Conditions	Min	Typ	Max	Unit
Quiescent Current*	Per amplifier.	7	8.5	10	mA
Input Offset Voltage*	—	—	± 2	± 10	mV
Input Bias Currents*	—	—	—	± 900	nA
dc Output Impedance	See Figure 3, $R_L = \infty$.	0.028	0.03	0.04	Ω

* 100% tested.

Table 3. dc Performance

Parameter	Conditions	Min	Typ	Max	Unit
Output Current Drive*	$R_L = 2\ \Omega$, $A_v = +1$. See Figure 4.	—	$\pm 210^\dagger$	—	mA
Input Common-mode Range‡	—	± 3.0	—	—	V
Output Voltage Range‡	$R_L = 1\ \text{k}\Omega$ $R_L = 20\ \Omega$	± 2.8 ± 2.4	—	—	V
dc Open-loop Voltage Gain‡	See Figure 5.	45	50	55	dB

* In addition, caution must be taken not to exceed the power rating of the package which has a thermal resistance of $150\ ^\circ\text{C}/\text{W}$.

† Although the typical current drive is over 300 mA, the maximum current is limited to ± 210 mA by IC metallization; hence, caution must be taken not to exceed this value in steady-state operation since the LUCV5002 does not provide current-limit protection.

‡ 100% tested.

Table 4. ac Performance

Parameter	Conditions	Min	Typ	Max	Unit
Bandwidth $-3\ \text{dB}$ $A_v = +1$ $A_v = +2$	See Figure 6. See Figure 7.	150 60	220 120	340 210	MHz MHz
Gain Flatness, dc – 30 MHz	See Figure 9.	—	0.6	1.4	dB
Gain Peaking $A_v = +1$ $A_v = +2$	See Figure 6. See Figure 7.	2 0	3 0.1	6 1	dB dB
Gain Matching $A_v = +3/-3$	See Figure 8.	—	0.8	—	dB
Slew Rate	—	340	489	705	$\text{V}/\mu\text{s}$

Electrical Characteristics ($T_A = 25^\circ\text{C}$) (continued)

Table 5. Stability with No Capacitive Load

Parameter	Conditions	Min	Typ	Max	Unit
Gain Margin $A_V = +1$ $A_V = +3/-2$	See Figure 5. See Figure 9 for gain setting.	7.35 16	11.3 20	13.8 22	dB dB
Phase Margin $A_V = +1$ $A_V = +3/-2$	See Figure 5. See Figure 9 for setup.	32.9 66	43 71	48.9 74	Degrees Degrees

Table 6. Stability with Capacitive Load

Parameter	Conditions	Min	Typ	Max	Unit
Gain Margin $A_V = +1, C_L = 10 \text{ pF}$ $A_V = +3/-2, C_L = 10000 \text{ pF}$	See Figure 5. See Figure 9 for gain setting.	2.7 5.2	6.8 7	9.84 8.6	dB dB
Phase Margin $A_V = +1, C_L = 10 \text{ pF}$ $A_V = +3/-2, C_L = 10000 \text{ pF}$	See Figure 5. See Figure 9 for gain setting.	17 5.6	34 6.5	43.4 7.95	Degrees Degrees

Table 7. Dynamic Performance

Parameter	Conditions	Min	Typ	Max	Unit
Propagation Delay (50% input to 50% output) $A_V = +1, 2 \text{ V peak to peak}$ $A_V = +3, 6 \text{ V peak to peak}^*$	See Figure 10. See Figure 12.	0.4 2.2	1 4.2	2 7	ns ns
Rise/Fall Times (10% to 90%) $A_V = +1, 2 \text{ V peak to peak}$ $A_V = +3, 6 \text{ V peak to peak}^*$	See Figure 10. See Figure 12.	3.5 7.2	4 9.8	4.5 14	ns ns
Overshoot Rising $A_V = +1, 2 \text{ V peak to peak}$ $A_V = +3, 6 \text{ V peak to peak}^*$	See Figure 10. See Figure 12.	4 4.1	10 4.5	28 5.2	% %
Overshoot Falling $A_V = +1, 2 \text{ V peak to peak}$ $A_V = +3, 6 \text{ V peak to peak}^*$	See Figure 10. See Figure 12.	0 0	4 0	6 0	% %
Settling Time (less than 0.1%) $A_V = +1, 2 \text{ V peak to peak}$ $A_V = +3, 6 \text{ V peak to peak}^*$	See Figure 10. See Figure 12.	— 19	10 25	30 —	ns ns

* Input rise time = 1 ns.

Table 8. Operating Conditions

Parameter	Conditions	Min	Typ	Max	Unit
Operating Range Dual Supplies Single Supply	— —	± 3 5	— —	± 6 12	V V
Quiescent Current*	$V_{IN} = 0, A_V = +1, R_L = 10 \text{ k}\Omega$.	14	17	20	mA

* 100% tested.

Electrical Characteristics ($T_A = 0^\circ\text{C}$ to 70°C)

For Tables 9—15 ($T_A = 0^\circ\text{C}$ to 70°C), $V_{SP} = +5\text{ V}$, $V_{SM} = -5\text{ V}$, $R_L = 50\text{ }\Omega$ unless otherwise noted. Parametric values in Tables 9—15 are from design simulations; parameters are not 100% tested.

Table 9. dc Characteristics

Parameter	Conditions	Min	Typ	Max	Unit
Quiescent Current	Per amplifier.	7	8.5	10	mA
Input Offset Voltage	—	—	± 2	± 10	mV
Input Bias Currents	—	—	—	± 1100	nA

Table 10. dc Performance

Parameter	Conditions	Min	Typ	Max	Unit
Output Current Drive*	$R_L = 2\text{ }\Omega$, $A_v = +1$. See Figure 4.	—	$\pm 210^\dagger$	—	mA
Input Common-mode Range	—	± 3.0	—	—	V
Output Voltage Range	$R_L = 1\text{ k}\Omega$ $R_L = 20\text{ }\Omega$	± 2.8 ± 2.4	—	—	V
dc Open-loop Voltage Gain	See Figure 5.	45	50	55	dB

* In addition, caution must be taken not to exceed the power rating of the package which has a thermal resistance of $150^\circ\text{C}/\text{W}$.

† Although the typical current drive is over 300 mA, the maximum current is limited to ± 210 mA by IC metallization; hence, caution must be taken not to exceed this value in steady-state operation since the LUCV5002 does not provide current-limit protection.

Table 11. ac Performance

Parameter	Conditions	Min	Typ	Max	Unit
Bandwidth -3 dB $A_v = +1$ $A_v = +2$	See Figure 6. See Figure 7.	150 60	220 120	340 210	MHz MHz
Gain Flatness, dc – 30 MHz	See Figure 9.	—	0.6	1.4	dB
Gain Peaking $A_v = +1$ $A_v = +2$	See Figure 6. See Figure 7.	2 0	3 0.1	10 2	dB dB
Gain Matching $A_v = +3/-3$	See Figure 8.	—	0.8	—	dB
Slew Rate	—	337	489	750	V/ μs

Electrical Characteristics (TA = 0 °C to 70 °C) (continued)**Table 12. Stability with No Capacitive Load**

Parameter	Conditions	Min	Typ	Max	Unit
Gain Margin Av = +1 Av = +3/-2	See Figure 5. See Figure 9 for gain setting.	7.6 12.6	12 20	14.47 22	dB dB
Phase Margin Av = +1 Av = +3/-2	See Figure 5. See Figure 9 for setup.	33.8 66	43.8 71	49.6 74	Degrees Degrees

Table 13. Stability with Capacitive Load

Parameter	Conditions	Min	Typ	Max	Unit
Gain Margin Av = +1, CL = 10 pF Av = +3/-2, CL = 10000 pF	See Figure 5. See Figure 9 for gain setting.	0.4 4.3	6.8 7	9.8 8.6	dB dB
Phase Margin Av = +1, CL = 10 pF Av = +3/-2, CL = 10000 pF	See Figure 5. See Figure 9 for gain setting.	1.77 4.7	34 6.5	43 7.95	Degrees Degrees

Table 14. Dynamic Performance

Parameter	Conditions	Min	Typ	Max	Unit
Propagation Delay (50% input to 50% output) Av = +1, 2 V peak to peak Av = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	0.4 2.4	1 4.2	2 7.8	ns ns
Rise/Fall Times (10% to 90%) Av = +1, 2 V peak to peak Av = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	3 7.2	4 9.8	4.5 16	ns ns
Overshoot Rising Av = +1, 2 V peak to peak Av = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	4 4.1	10 4.5	28 5.3	% %
Overshoot Falling Av = +1, 2 V peak to peak Av = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	0 0	4 0	6 0	% %
Settling Time (less than 0.1%) Av = +1, 2 V peak to peak Av = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	— 20	10 25	30 —	ns ns

* Input rise time = 1 ns.

Table 15. Operating Conditions

Parameter	Conditions	Min	Typ	Max	Unit
Operating Range Dual Supplies Single Supply	— —	±3 5	— —	±6 12	V V
Quiescent Current	V _{IN} = 0, Av = +1, R _L = 10 kΩ	14	17	20	mA

Electrical Characteristics ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

For Tables 16—22 ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$), $V_{SP} = +5\text{ V}$, $V_{SM} = -5\text{ V}$, $R_L = 50\ \Omega$ unless otherwise noted. Parametric values in Tables 16—22 are estimates derived from design simulations; parameters are not 100% tested.

Table 16. dc Characteristics

Parameter	Conditions	Min	Typ	Max	Unit
Quiescent Current	Per amplifier.	7	8.5	10	mA
Input Offset Voltage	—	—	± 2	± 10	mV
Input Bias Currents	—	—	—	± 1800	nA

Table 17. dc Performance

Parameter	Conditions	Min	Typ	Max	Unit
Output Current Drive*	$R_L = 2\ \Omega$, $A_v = +1$. See Figure 4.	—	210 [†]	—	mA
Input Common-mode Range	—	± 3.0	—	—	V
Output Voltage Range	$R_L = 1\text{ k}\Omega$ $R_L = 20\ \Omega$	± 2.8 ± 2.4	—	—	V
dc Open-loop Voltage Gain	See Figure 5.	45	50	55	dB

* In addition, caution must be taken not to exceed the power rating of the package which has a thermal resistance of 150°C/W .

† Although the typical current drive is over 300 mA, the maximum current is limited to ± 210 mA by IC metallization; hence, caution must be taken not to exceed this value in steady-state operation since the LUCV5002 does not provide current-limit protection.

Table 18. ac Performance

Parameter	Conditions	Min	Typ	Max	Unit
Bandwidth -3 dB $A_v = +1$ $A_v = +2$	See Figure 6. See Figure 7.	150 60	220 120	340 210	MHz MHz
Gain Flatness, dc – 30 MHz	See Figure 9.	—	0.6	1.4	dB
Gain Peaking $A_v = +1$ $A_v = +2$	See Figure 6. See Figure 7.	1.6 0	3 0.1	12 3	dB dB
Gain Matching $A_v = +3/-3$	See Figure 8.	—	0.8	—	dB
Slew Rate	—	310	489	818	V/ μ s

Electrical Characteristics (TA = -40 °C to +85 °C) (continued)

Table 19. Stability with No Capacitive Load

Parameter	Conditions	Min	Typ	Max	Unit
Gain Margin AV = +1 AV = +3/-2	See Figure 5. See Figure 9 for gain setting.	3.26 12	12 20	15.3 22	dB dB
Phase Margin AV = +1 AV = +3/-2	See Figure 5. See Figure 9 for setup.	17.4 66	43 71	51.6 74	Degrees Degrees

Table 20. Stability with Capacitive Load

Parameter	Conditions	Min	Typ	Max	Unit
Gain Margin AV = +1, CL = 10 pF AV = +3/-2, CL = 10000 pF	See Figure 5. See Figure 9 for gain setting.	0.4 4.3	6.8 7	10 8.9	dB dB
Phase Margin AV = +1, CL = 10 pF AV = +3/-2, CL = 10000 pF	See Figure 5. See Figure 9 for gain setting.	1.77 4.7	34 6.5	45 9.1	Degrees Degrees

Table 21. Dynamic Performance


Parameter	Conditions	Min	Typ	Max	Unit
Propagation Delay (50% input to 50% output) AV = +1, 2 V peak to peak AV = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	0.4 2.4	1 4	2 8.6	ns ns
Rise/Fall Times (10% to 90%) AV = +1, 2 V peak to peak AV = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	3 6.6	4 9.8	4.5 17.4	ns ns
Overshoot Rising AV = +1, 2 V peak to peak AV = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	4 4.1	10 4.5	28 5.4	% %
Overshoot Falling AV = +1, 2 V peak to peak AV = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	0 0	4 0	6 0	% %
Settling Time (less than 0.1%) AV = +1, 2 V peak to peak AV = +3, 6 V peak to peak*	See Figure 10. See Figure 12.	— 21	10 25	— —	ns ns

* Input rise time = 1 ns.

Table 22. Operating Conditions


Parameter	Conditions	Min	Typ	Max	Unit
Operating Range Dual Supplies Single Supply	— —	±3 5	— —	±6 12	V V
Quiescent Current	VIN = 0, AV = +1, RL = 10 kΩ	14	17	20	mA

Electrical Characteristics



5-4095


Figure 2. Input Impedance



5-4096

Figure 3. Closed Loop Output Impedance vs. Frequency


Electrical Characteristics (continued)



5-4097

Note: Maximum current limited to ± 210 mA by IC metallization.

Figure 4. Current Drive Capability




5-4098

Figure 5. Unity Gain Stability (Middlebrook*) Phase and Gain Margins with 50 Ω (Tables 5, 12, and 19) and 1 MΩ Loads


* Middlebrook, R. A., "Measurements Of Loop Gain In Feedback Systems" *International Journal of Electronics*, Vol. 38, No. 4, 1975, p. 485—512.

Electrical Characteristics (continued)



5-4099


Figure 6. Closed Loop Unity Gain ($A_v = +1$) Bandwidth and Phase Shift




5-4100

Figure 7. Closed Loop ($A_v = +2$) Bandwidth and Phase Shift (Gain Peak of 0.1 dB at 40 MHz)

Electrical Characteristics (continued)




5-4101

Figure 8. Comparison of $A_v = +3$ and $A_v = -3$ Closed Loop Gain Indicating Matching Performance

5-4102


Figure 9. Gain Flatness ($A_v = +3$)

Electrical Characteristics (continued)



5-4103

Figure 10. Pulse Response Illustrating Propagation Delay, Rise/Fall Times, and Under/Overshoot



5-4104

Figure 11. Unity Gain 100 mV Pulse Response Illustrating Propagation Delay, Rise/Fall Times, and Under/Overshoot for Amplifier 1 and 2

Electrical Characteristics (continued)




Figure 12. Inverting and Noninverting ($A_v = +3$) Pulse Response Illustrating Slew-Rate Propagation Delay, Rise/Fall Times, and Under/Overshoot Matching




Figure 13. Harmonic Distortion for $A_v = -3$; $P_{in} = +10.5$ dBm

Electrical Characteristics (continued)





Figure 14. Harmonic Distortion for $A_v = +3$; $\text{Pin} = +10.5 \text{ dBm}$

5-5116


Application

The LUCV5002 consists of two amplifiers. An external $22\ \Omega$ resistor at each output defines the output drive current. A 1:1.5 pulse transformer blocks common-mode signals and couples the desired differential signal onto the unshielded twisted pair. The driven end of the unshielded twisted pair is terminated by a $100\ \Omega$ resistor to match the characteristic impedance of the line. Figure 15 shows a typical configuration for the LUCV5002 in driving unshielded twisted pair. Figure 16 shows a typical configuration for driving $50\ \Omega$ coax transmission lines. Figure 17 shows a typical configuration for driving two UTP lines.



5-4107


Figure 15. Typical Application for the LUCV5002



5-4109


Figure 16. $50\ \Omega$ Coax Driver

Application (continued)



5-4222

Figure 17. Driving Two UTP Lines




5-4107.c

Figure 18. High-Power 75 Ω Coaxial Cable Driver

Outline Diagram

8-Pin SONB

Dimensions are in millimeters.



Package Description	Number of Pins (N)	Package Dimensions			
		Maximum Length (L)	Maximum Width Without Leads (B)	Maximum Width Including Leads (W)	Maximum Height Above Board (H)
SONB (Small Outline, Narrow Body)	8	5.08	4.01	6.17	1.73

Ordering Information

Device Code	Package	Temperature	Comcode
LUCV5002AS (Bulk)	8-pin SONB	-40 °C to +85 °C	107410326
LUCV5002AS-TR (Tape & Reel)	8-pin SONB	-40 °C to +85 °C	107602740

Notes

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: <http://www.lucent.com/micro>

U.S.A.: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103

1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106), e-mail docmaster@micro.lucent.com

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256
Tel. (65) 778 8833, FAX (65) 777 7495

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan
Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

For data requests in Europe:

MICROELECTRONICS GROUP DATALINE: Tel. (44) 1734 324 299, FAX (44) 1734 328 148

For technical inquiries in Europe:

CENTRAL EUROPE: (49) 89 95086 0 (Munich), NORTHERN EUROPE: (44) 1344 865 900 (Bracknell UK),

FRANCE: (33) 1 41 45 77 00 (Paris), SOUTHERN EUROPE: (39) 2 6601 1800 (Milan) or (34) 1 807 1700 (Madrid)

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 1997 Lucent Technologies Inc.
All Rights Reserved
Printed in U.S.A.

January 1997
DS96-101VRF (Replaces DS95-014VRF)



microelectronics group

Lucent Technologies
Bell Labs Innovations

