Signetics

74LS1801 Bit Stream Manager

Encoder/Decoder

Product Specification

Logic Products

DESCRIPTION

The 74LS1801 Encoder/Decoder (Figure 1) supports disk drive and data communications devices that require fast and reliable data separation capabilities. Although ideally suited for use with the 74LS1802 Serializer/Deserializer, the 74LS1801 is a flexible device which can be implemented in a variety of design applications.


Encoding is possible in FM, MFM, or Differential Manchester formats, making the 74LS1801 invaluable in designs requiring single density disk recording, double density disk recording, or in data communications applications. Included on-chip is a phase-comparator which can be bypassed; this feature is particularly useful in applications that use a complete external phase lock loop.


FEATURES

• Data rates up to 10MHz

• FM, MFM, and Differential Manchester encoding/decoding

- Precompensation in MFM write mode
- Built-in phase comparator
- Single 5-volt power supply
- Selectable encoding violation generation/detection formats





74LS1801

PIN DESCRIPTION

				PIN NO.	IDENTIFIER	DESCRIPTION
	PD VCO		전 Vcc 23 FU	10	INDX	INDex – an input that designates the missing clock pattern to be generated during the write mode; in the read mode, determines which data/clock must be recognized as an addition. Table 2, 3).
		3	22) NORML 21) RD/WF 20) TXDAT	11	RAWDI	RAW Data In - a and da the derived from RAW First is ally tied directly
	GND MSCLK RXDAT PROMP	PENCODER/DECODER	19 PACLK 18 SYNC 17 WRDAT 16 RDDAT	12	RAWDO	RAW D. shape ata pulse de- torn torn the san be processed through the san be processed se lock loop. RAW- directly to RAWDI.
	INDX RAWDI RAWDO	面	IS CLK IN LATE IS EARLY	13	EA Y	rate with respect to crystal in early precompensation is
			_			defies clock rate with respect to crystal ence when late pre-compensation is desired.
PIN NO.	IDENTIFIER		DESCRIPTION			CLocK - Clock input equal to the frequency of NRZ data.
1	PD	Pump Down - comparator tha	an output from pl		RDDAT	ReaD DATa – an input of encoded serial data (MFM, FM, or Differential Manchester) that is to be converted to NRZ data.
2	vco	an external VCO RDDAT. Voltage Control			WRDAT	WRite DATa - an output of encoded serial data (FM, MFM, or Differential Manchester) derived from NRZ data.
3	XTAL	as a phase ref data (RDD	o synchroniz 4LS1801	18	SYNČ	SYNChronization output - when active low, indicates recognition of valid encoding violation in the RDDAT.
	~~~ <b>L</b>	during written	le; the stal frequency is	19	PRCLK	PRecompensation CLocK - an output used to excite an external delay line.
4 5	D0 D1	the	n in a signating the format rential Manchester) of serial be encoded or decoded.	20	TXDAT	Transmit Data - an input of NRZ data that is to be encoded to FM, MFM, or Differential Manchester data.
6 7	,a,		K – missing clock bits are acted in the data stream.	21	RD/WR	ReaD/WRite – an input designating mode of operation: when high, a read is indicated; when low, a write is indicated.
			n the state of this input	22	NORML	NORMaL - a clock input that is used when no precompensation is desired.
8	RXD.	NRZ data de Differential Mai		23	PU	Pump Up – an output from the phase comparator that indicates the frequency of an external VCO is too low as compared to RDDAT.
9	PRCMP		input that allows precom- IFM encoded data.	24	V _{CC}	Supply voltage.

#### **FUNCTIONAL OPERATION**

The 74LS1801 Encoder/Decoder serves to translate data between disk drive or data communications devices and the 74LS1802 communications devices and the 74LS1802 comparable device). Information entering or leaving the Serializer/Deserializer interface is in the form of standard NRZ data and can be encoded to (or decoded from) one of three popular formats:

- Frequency Modulation (FM) single density disk recordings.
- Modified Frequency Modulation (MFM) double density disk recordings.
- Differential Manchester data communications applications.

#### Read/Write and Format Control

The operational mode of the 74LS1801 is dictated by the  $RD/\overline{WR}$  input: when low, a write (encode) is indicated; when high, a read (decode) is designated. In either mode, the format of data being decoded or encoded is controlled by the states of D0 and D1 inputs as shown below:

Table 1. Format Control

D0	D1	RESULTING FORMAT
L	L	MFM
Н	L	FM
L	Н	Differential Manchester

Following are discussions of the encodiand decoding functions of the 74LS1801 the timing requirements necessary for rate data transmittal.

#### **Encoding Logic**

When in the encode mode, the tribute of tribute of the tribute of tribute of the tribute of tribute of the tribute of tribu

These 'missing a " ar derated within the byte following a of either all 0's (MFM and FM format). If 1's (Differential Manchester format). As described in Table 2, clocks are eliminated according to inputs INDX, MSCLK, and the specified encoding format

When encoding data in the MFM format, MSCLK may be enabled during preamble generation and up to the beginning of an address mark. MSCLK can then be disabled during the byte following an address mark, or before the final bit of a four bit series in which the first two bits are 0's (e.g., before the final 0 in 0010). In applications utilizing consecutive A1 characters (such as in the case of floppy disk soft-sectored formats), MSCLK

Table 2. Missing Clocks

MSCLK	INDX	FORMAT	RESULTING CLOCK PATTERN Bit Cell Numbers:							
			0	1	2	3	4	5	6	7
L	Н	FM			٧	v	٧			
L	L	FM			٧		م ۷	20020004		
L	Н	Differential Manchester	٧	٧		٧	A		<b>A</b>	
L	L	Differential Manchester	٧	٧		<b>~</b>	₩	<b>F</b> _4	₩	b
L	Х	MFM	2nd	of	3.4		nissin		4	<u> </u>

NOTES:

X = Don't care

V = Missing Clock

Table 3. Address Mark Identification

MSCLK	ĪŃDX	TOTAL STATE OUTPUT
Н	X	First bit after preamble
L	H	1 ₁₆ with missing clocks
L	L	my byte with missing clocks

would remain active un eginning byte following the A

The 74LS1801 rovides pensation capabilities w ncoding MFM form PRCN signal (low) synch according to a three inputs: cloc ifted early in time, late in time, or rovided when no precomd. These inputs are supal delay line which, in turn, e PRCLK output (see Typical is excited Configuration, Figure 2.)

encoding in FM or Differential Mander formats, missing clocks are only generated in the first byte following a preamble of zeroes. The most significant bit of this byte must be a "1"; for example, address marks F8, FB, FC, or FE. MSCLK may be enabled up to the beginning of an address mark; once an address mark has been transmitted, it is not necessary to disable MSCLK.

#### **Decoding Logic**

In the decode mode, data (MFM, FM, or Differential Manchester) is input via the RDDAT input and, after an eleven bit delay, is output as NRZ data on RXDAT. As described above, input format is defined by the states of D0 and D1. In the MFM format, a minimum preamble length of 34 bits is required to allow for phase synchronization and location of an address mark; when in FM or Differential Manchester mode, a minimum length of 18 bits is required. After a preamble has been recognized, the 74LS1801 searches for an address mark. When an address mark is identified, the SYNC output becomes active low, and alerts the 74LS1802 of incoming data. Rules for positive address mark identifiation are described below and summarized in Table 3.

When MSCLK is inactive, SYNC is activated on the first "1" data bit following a preamble of zeroes (MFM and FM) or 1's (Differential Manchester). Data is contained in the byte following this bit.

If MSCLK is active, the byte following a preamble of all zeroes is checked for the required missing clocks (Table 3) and if detected, SYNC is activated.

## PHASE LOCK LOOP AND DATA SEPARATION LOGIC

Data/clock separation logic requires a clock pulse that is synchronous with read data (RDDAT); to create this signal, the 74LS1801 employs a Phase Lock Loop. In its simplest form, the PLL consists of an internal phase comparator, an external low pass filter and an external voltage controlled oscillator (VCO). Output from the VCO is continuously fed back to the phase compare circuit and contrasted with data read from the disk or communications device (RDDAT). A difference in phase is represented as one of two quantized output pulses: Pump Up indicates VCO frequency is too low, whereas Pump Down indicates that the VCO frequency is too high. The resulting output (PU or PD) is then processed by a lowpass filter which outputs a DC voltage proportional to the phase deviation. Accordingly, the VCO frequency is precisely serviced to the rate at which data was recorded. The 74LS1801 provides the capability to bypass internal phase compare logic; a typical application of this feature would be in designs implementing a complete external PLL.

74LS1801






Figure 3 illustrates this application discussed below.

RAW Data Out is a shape directly from RDDA output is generated RDDAT: in D output is and falling ed ped data pulse der is used in internal data gic. The falling edge of RAWD phase with the RAWDI is normally falling edge of the tied directly to RAWO.




74LS1801





## 74LS1801

### WRITE CYCLE TIMING



74LS1801

### **ABSOLUTE MAXIMUM RATINGS**

PIN	DESCRIPTION	RATING	UNIT
V _{CC}	Supply voltage	+ 7.0	٧
All other pins	Logic input pins	5.5	V

DC ELECTRICAL CHARACTERISTICS  $V_{CC} = 5V \pm 5\%$ ; TA = 0°C to +70°C

_			LIMITS				
PARAMETER		TEST CONDITIONS	Min Typ		Max	UNIT	MEN
V _{TH}	Input threshold voltage		8.0		2.0		
V _{CD}	Input clamp diode voltage	I _N = -18mA			-1.2		
IIL	Input low current	V _{IN} = 0.4V					
1 ^{(H}	Input high current	V _{IN} = 2.7V				цA	
l _j	Max input high current	V _{iN} = 5.5V			1	μΑ	
V _{OL}	Output voltage low	$I_{OL} = 8mA$ $I_{OL} = 20mA$			0.5	V	Pins 8, 12, 15, 17, 18, 19 Pins 1, 23
V _{OH}	Output voltage high	$V_{CC} = 4.5V$ $I_{OH} = 400 \mu A$ $I_{OH} = 1 m A$				V V	Pins 8, 12, 15, 17, 18, 1 Pins 1, 23
los	Output short circuit current	V _{out} = V _{out}	E .		-100 -100	mA mA	Pins 8, 12, 15, 17, 18, 1 Pins 1, 23
Icc	Supply current			-	184	mA	

# AC ELECTRICAL CHARACT STICS

		LIMITS (in ns)				
PARAMETER	SCRIPTION	Min	Тур	Max		
tpw	lise width	100				
t _{PWL}	ÇĹI tind	50				
tpwh	The state of	50		ĺ		
t _X	cyo sime	50		}		
t _{XH}	XTX gh time	25		1		
t _{XL}	ow time	25		1		
t _{RWS}	WR set-up to ↑CLK	0				
t _{DS}	50, D1 set-up to RD/WR	0				
tixs	MSCLK, INDX set-up to ↑CLK	1	35.2			
t _{SYN}	↓SYNC to ↓CLK	2	1			
t _{RXD}	↓CLK to RXDAT valid	j		4		
t _{DH}	RD/WR to D0, D1 hold	0				
t _{SYND}	RD/WR to SYNC inactive delay	ļ		36.4		
tRAOD	↓RDDAT to ↓RAWDO delay		29.2			
t _{RPIL}	RAWDI pulse width	20*				
t _{RPWL}	RAWDO pulse width			40*		
twomb	TXDAT to WRDAT (DM)			t _{PW} + 41.2		
t _M	↑CLK to WRDAT delay		41.2			
t _{RAWD2}	↑RDDAT to ↓RAWDO delay		32.2			

74LS1801

### AC ELECTRICAL CHARACTERISTICS (Continued)

		LIMITS (in ns)				
PARAMETER	DESCRIPTION	Min	Тур	Max		
t _{DA2}	DATA bit duration		23.0			
t _{IXH}	↑CLK to MSCLK, INDX hold					
t _{PRS}	PRCMP set-up to ↑CLK			0		
t _{TXS}	TXDAT set-up to ↑CLK		2			
t _{TXH}	TXDAT hold time					
t _{WDD}	TXDAT to WRDAT clock delay (FM data)		tew +			
t _D	↑CLK to clock delay (FM data)		36.3			
t _{C1}	Clock bit duration (FM)		19			
t _{R1}	Clock & data bit separation					
t _{DA1}	Data bit duration (FM)					
t _{XTD1}	↑XTAL to ↑CLK delay		35.2			
t _{XTD2}	↑XTAL to ↓ <del>CLK</del> delay		32.2			
t _{PRD1}	↓XTAL to ↑PRCLK delay		26.3			
t _{PRD2}	↑XTAL to ↓PRCLK delay		28.3			
t _{ELND1}	PRCLK to Early, Late, Normal rising edge	t _{PW}		1/4 t _{PW}		
t _{ELND2}	↓PRCLK to Early, Late, Normal falling edge	74 tpW		0		
t _{WMDD2}	TXDAT to WRDAT data delay (MFM)	<b>*</b>		3.5 x t _{PV}		
twmpp1	TXDAT to WRDAT clock delay (MFM)	.*		3.0 x t _{PV}		
t _{CLK}	Early, Late, Normal falling edge to clock and delication (EM)		12.1			
t _{C2}	Clock bit duration (MFM)		23.0			
t _{DAT}	Early, Late, Normal falling edge to data. Jelay (Mi		12.1			

^{*}Tabular entries with an asterisk are parameters that are guarantee characterization procedures. All other tabular entries are taken direct guaranteed.

