# SP8634 SP8635 SP8637

700/600/400MHz ÷ 10 (BCD OUTPUTS)

The SP8634/5 and 7 are ECL decade counters with TTL compatible BCD outputs. They require an AC coupled input of 600mV p-p and have an ECL 10K compatible inhibit input which inhibits the device when in the high state. Both ECL and TTL 'carry' outputs are provided and there is a TTL reset.

#### **FEATURES**

- BCD Outputs TTL Compatible
- Reset Input TTL Compatible
- AC Coupled Input (Internal Bias)
- TTL and ECL Compatible Carry Outputs
- Clock Inhibit Input ECL Compatible




Fig.1 Pin connections - top view

## QUICK REFERENCE DATA

- Supply Voltage: 5.2V
- Power Consumption: 400mW
- Temperature Range: 0°C to +70°C

## **ABSOLUTE MAXIMUM RATINGS**

Supply voltage -8V BCD outputs voltage VEE +11V Storage temperature range Max. junction temperature 4:175°C Max. clock I/P voltage 2.5V p-p SP8637 B DG

SP8637 B DG

SP8637 B DG




Fig.2 Functional diagram

# **ELECTRICAL CHARACTERISTICS**

Supply Voltage:  $V_{CC}$  = 0V  $V_{EE}$  = ~5.2V ± 0.25V Temperature:  $T_{amb}$  = 0°C to +70°C

| Characteristics                  | Symbol           | Value |       |       |         | Conditions              | Notes  |
|----------------------------------|------------------|-------|-------|-------|---------|-------------------------|--------|
|                                  |                  | Min.  | Max.  | Units | Grade   | Conditions              | 140f68 |
| Maximum frequency                | f <sub>max</sub> | 700   |       | MHz   | SP8634B | Input = 400-800mV       | )      |
| sinewave input                   |                  | 600   |       | MHz   | SP8635B | '                       | Note 5 |
| •                                | 1                | 400   |       | MHz   | SP8637B |                         | )      |
| Minimum frequency                | fmin             |       | 40    | MHz   | All     | Input = 400-800mV       | Note 7 |
| sinewave input                   | ·                | 1     |       |       | · '     | р-р                     |        |
| Power supply current             | lee              |       | 90    | mA    | All     | V <sub>EE</sub> ≈ -5.2V | Note 6 |
| Clock inhibit high               | Vinh             | -0.96 |       | V     | All     | VEE = -5.2V (25°C)      |        |
| voltage                          |                  | l .   |       |       |         |                         |        |
| Clock inhibit low                | VINL             | i '   | -1.65 | V     | All     | VEE = -5.2V (25°C)      |        |
| voltage                          |                  | 1     |       |       |         |                         |        |
| TTL output high voltage          | Vон              | 2.4   |       | V     | All     | 10kΩ from TTL           | Note 6 |
| (pin 2,7,8,10)                   |                  | l     |       |       |         | output too +5V          |        |
| TTL output low voltage           | Vol              | l     | 0.4   | V     | All     | 10kΩ from TTL           | Note 6 |
| (pin 2,7,8,10)                   |                  | l     |       |       |         | output to +5V           |        |
| TTL output voltage (pin 11)      | Vон              | 2.4   | · ·   | ٧     | All     | 5kΩ from TTL            | Note 6 |
|                                  |                  | l     |       |       |         | output to +5V           |        |
| TTL output low voltage (pin 11)  | Vol              | 1     | 0.4   | V     | All     | 5k Ωfrom TTL            | Note 6 |
|                                  |                  |       |       |       |         | output to +5V           |        |
| ECL output high voltage (pin 9)  | Vон              | -0.9  | -0.7  | V     | All     | VEE = -5.2V (25°C)      |        |
| ECL output low voltage (pin 9)   | Vol              | -1.8  | -1.5  | V     | All     | VEE = -5.2V (25°C)      |        |
| Edge speed for correct operation | t∈               |       | 2.5   | ns    | All     | 10% to 90%              | Note 7 |
| at maximum frequency             |                  |       |       |       |         |                         |        |
| Reset on time for correct        | ton              | 100   |       | ns    | All     |                         | Note 7 |
| operation                        |                  |       |       | l     |         |                         |        |
| Reset input high voltage         | VINH             | 2.4   |       | V     | All     |                         | Note 6 |
| Reset input low voltage          | VINL             |       | 0.5   | V     | Ail     |                         | Note 6 |

## NOTES

- NOTES

  Unless otherwise stated the electrical characteristics are guaranteed over full specified supply, frequency and temperature range.

  The temperature coefficient of V<sub>OH</sub>(ECL) = +1.3mV/°C and V<sub>OL</sub> = +0.5mV/°C but these are not lested.

  The temperature coefficient of inhibit threshold voltage = +0.24mV/°C but this is not tested.

  The test configuration for dynamic testing is shown in Fig.5.

  Tested at 0°C and +70°C only.

  Tested at +25°C only.

  Guaranteed but not tested.




Fig.3 Typical input characteristics SP8634




Fig.4 Typical input impedance. Test conditions: supply voltage 5.2V, ambient temperature 25°C. Frequencies in MHz, impedances normalised to 50 ohms.




Fig.5 SP8634/5/7 high frequency test circuit

#### **OPERATING NOTES**

- The clock input (pin 14) should be capacitively coupled to the signal source. The input signal path is completed by connecting a capacitor from the internal bias decoupling, pin 1, to ground.
- 2. In the absence of a signal the devices will self-oscillate. This can be prevented by connecting a 68k resistor between the clock input, pin 14, and the negative supply (pin 5).
- 3. The device will operate down to DC but the input slew rate must be better than 100V/µs.
- 4. The Carry O/P is ECL II compatible but can be interfaced ECL\_III/10K by the inclusion of two resistors. See Fig. 7.
- 5. The clock inhibit is compatible with ECL III/10K

throughout the temperature range.

- 6. The output (pins 2, 7, 8, 10 and 11) are current sources and can be made TTL compatible by addition of 10k and 5k (pin 11) to +5V. See Fig.6. This gives a fan-out of 1. This can be increased by buffering the output with a PNP emitter follower. See Fig.8.
- 7. The device is clocked on the positive transition of the clock input on pin 14, provided that the clock inhibit input (pin 16) is in the low state. It is important to note that the positive transition of clock inhibit must occur while the clock is in the high state to avoid spurious counting.




Fig.6 Typical application configuration




Fig.7 ECL III/10K interfacing




Fig.8 TTL output buffering for increased fan-out




Fig.9 Timing diagram