

# 2 MEG x 8 DRAM

5.0V, FAST-PAGE-MODE (MT4C2M8A1/2) 3.0/3.3V, FAST-PAGE-MODE (MT4LC2M8A1/2)

### **FEATURES**

**OPTIONS** 

- Industry-standard x8 pinouts, timing, functions and packages
- Address entry: 12 row-addresses, 9 column-addresses (64ms)
- · High-performance CMOS silicon-gate process
- Single +5V only or 3.0/3.3V only  $\pm 10\%$  power supply
- Low power, 5mW standby; 400mW active, typical (5V)
- All device pins are TTL-compatible
- 4,096-cycle refresh (2,048-cycle refresh available as MT4(L)C2M8B1/2)
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN

MARKING

- Optional FAST-PAGE-MODE access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4(L)C2M8A2 only)

<ul> <li>Timing</li> </ul>		
60ns access	-6	
70ns access	-7	
80ns access	-8	
• Power Supply 5V ±10% only 3.0/3.3V ±10% only	4C	
*	4LC	
MASKED WRITE		
Not available	A1	
Available	A2	
<ul> <li>Packages</li> </ul>		
Plastic 28-pin SOJ (400 mil)	DJ	
Plastic 28-pin TSOP (400 mil)	TĠ	
Plastic 32-pin SOJ (400 mil)	DL	
Plastic 32-pin TSOP (400 mil)	TL.	

Part Number Example: MT4LC2M8A1DJ-6

### PART DESCRIPTION

MT4C2M8A1	5V, NONMASKED WRITE
MT4C2M8A2	5V, MASKED WRITE
MT4LC2M8A1	3.0/3.3V, NONMASKED WRITE
MT4LC2M8A2	3.0/3.3V, MASKED WRITE

### **GENERAL DESCRIPTION**


The MT4C2M8A1/2 and MT4LC2M8A1/2 are randomly accessed solid-state memories containing 16,777,216 bits organized in a x8 configuration. The MT4C2M8A1/2 and the MT4LC2M8A1/2 are the same DRAM versions except that the MT4LC2M8A1/2 are low voltage versions of the

	<b>n SOJ</b> C-4)	<b>28-Pin TSOP</b> (DD-3)				
Vcc [ 1	28 🛭 Vss	Vcc III 1	28 🎞 Vss			
DQ1 [ 2	27 🕽 DQ8	DQ1 III 2	27 🞞 DQ8			
002 [] 3	26 DQ7	DQ2 🖂 3	26 🞞 DQ7			
003 [ 4	25 🏻 DQ6	DQ3 == 4	25 🞞 DQ6			
DQ4 [ 5	24 DQ5	DQ4 III 5	24 III DQ5			
WE [] 6	23 CAS	<u>₩Ē</u> ⊞ 6	23 III CAS			
RAS [ 7	22 OE	RAS III 7	22 🎞 ŌĒ			
A11 [ 8 A10 [ 9	21 A9	*A11 = 8	21 to A9			
A0 0 10	20 🗅 A8 19 🗅 A7	A10 III 9	20 🖂 A8			
A1 🗒 11	18 A6	A0 🖂 10 A1 🖽 11	19 🞞 A7 18 🞞 A6			
A2 [] 12	17 D A5	A2 11 12	18 HL A6			
A3 [ 13	16 A4	A3 CC 13	16 ED A4			
Vcc   14	15 🗆 Vss	Vcc III 14	15 🖽 Vss			
(DC	C-5)	(DI	D-4)			
Vcc [ 1	32 ] Vss					
*CC U 1	31 DQ8	V∞ □ 1 DQ1 □ 2	32 □ Vss 31 □ DQ8			
OO1 [ 2	30 DQ7	DQ2 == 3	30 DQ7			
OQ1 ☐ 2 OQ2 ፫ 3			29 E DQ6			
OQ2 □ 3	29 DQ6	DQ3 CC 4				
OQ2 를 3 OQ3 를 4	28 DQ5	DQ3 == 4 DQ4 == 5	28 III DQ5			
DQ2 E 3 DQ3 E 4 DQ4 E 5 NC E 6						
DQ2 = 3 DQ3 = 4 DQ4 = 5 NC = 6 WE = 7	28 DQ5	DQ4 🖂 5	28 🞞 DQ5			
DQ2 = 3 DQ3 = 4 DQ4 = 5 NC = 6 WE = 7 RAS = 8	28 DQ5 27 CAS 26 OE 25 NC	DQ4 CC 5 NC CC 6 WE T 7 RAS CC 8	28 == DQ5 27 == CAS			
DQ2 E 3 DQ3 E 4 DQ4 E 5 NC E 6 WE E 7 RAS C 8 NC E 9	28 DQ5 27 CAS 26 DOE 25 DNC 24 DNC	DQ4 CC 5 NC CC 6 WE T 7 FIAS CC 8 NC CC 9	28 DQ5 27 DQ5 26 D OE 25 D NC 24 D NC			
DQ2 E 3 DQ3 E 4 DQ4 E 5 NC E 6 WE E 7 RAS E 8 NC E 9 A11 E 10	28 DQ5 27 DAS 26 DOE 25 DNC 24 DNC 23 DA9	DQ4 CC 5 NC CC 6 WE CC 7 FIAS CC 8 NC CC 9 'A11 CC 10	28 🖂 DQ5 27 🛱 CAS 26 🛱 OE 25 🛱 NC 24 🖽 NC 23 🛱 A9			
DQ2 E 3 DQ3 E 4 DQ4 E 5 NC E 6 WE E 7 TAS E 8 NC E 9 A11 E 10 A10 E 11	28 DOS 27 DOS 26 DOE 25 DNC 24 DNC 23 DA9 22 DA8	DO4 CC 5 NC CC 6 WE T 7 FAS CC 8 NC CC 9 'A11 CC 10 A10 CC 11	28 🖽 DQ5 27 🖽 CAS 26 🖽 OE 25 🖽 NC 24 🖽 NC 23 🖽 A9 22 🗠 A8			
DQ2 E 3 DQ3 E 4 DQ4 E 5 NC E 6 WE E 7 78AS E 8 NC E 9 A11 E 10 A0 E 11	28 DQ5 27 DAS 26 DOE 25 DNC 24 DNC 23 DA9 22 DA8 21 DA7	DO4 12 5 NC 12 6 WE 17 7 RAS 12 8 NC 12 9 'A11 12 10 A10 12 11 A0 12 12	28 □ DQ5 27 □ CAS 26 □ OE 25 □ NC 24 □ NC 23 □ A9 22 □ A8 21 □ A7			
DQ2 E 3 DQ3 E 4 DQ4 E 5 NC E 6 WE G 7 TAS G 8 NC E 9 A11 E 10 A10 E 11 A0 E 12 A1 E 13	28 DQ5 27 DQ5 26 DQE 25 DNC 24 DNC 23 DA9 22 DA8 21 DA7 20 DA6	DO4 III 5 NC III 6 WE II 7 RAS III 8 NC III 9 'A11 III 10 A10 III 11 A0 III 12 A1 III 13	28 DOS 27 DOS 26 DOE 25 DNC 24 DNC 23 DAA9 22 DAA9 22 DAA6			
DQ2 E 3 DQ3 E 4 DQ4 E 5 NC E 6 WE E 7 TAS E 8 NC E 9 A11 E 10 A10 E 11 A0 E 12	28 DQ5 27 DAS 26 DOE 25 DNC 24 DNC 23 DA9 22 DA8 21 DA7	DO4 12 5 NC 12 6 WE 17 7 RAS 12 8 NC 12 9 'A11 12 10 A10 12 11 A0 12 12	28 □ DQ5 27 □ CAS 26 □ OE 25 □ NC 24 □ NC 23 □ A9 22 □ A8 21 □ A7			

MT4C2M8A1/2. The MT4LC2M8A1/2 are designed to operate in either a 3.0V  $\pm 10\%$  or a 3.3V  $\pm 10\%$  memory system. All further references made to the MT4C2M8A1/2 also apply to the MT4LC2M8A1/2, unless specifically stated otherwise. Each byte is uniquely addressed through the 21 address bits during READ or WRITE cycles. The address is entered first by RAS latching 12 bits (A0-11) and then  $\overline{CAS}$  latching 9 bits (A0-A9).

The MT4C2M8A2 has NONPERSISTENT MASKED WRITE, allowing it to perform WRITE-PER-BIT accesses.

## FUNCTIONAL BLOCK DIAGRAM 4096 ROWS



### **PIN DESCRIPTIONS**

28-PIN DEVICE PIN NUMBERS	32-PIN DEVICE PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
7	8	RAS	Input	Row-Address Strobe: RAS is used to clock-in the 12 row- address bits and strobe the WE and DQs in the MASKED WRITE mode (MT4C2M8A2 only).
23	27	CAS	Input	Column-Address Strobe: CAS is used to clock-in the 9 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles.
6	7	WE	Input	Write Enable: WE is used to select a READ (WE = HIGH) or WRITE (WE = LOW) cycle. WE also serves as a mask enable (WE = LOW) at the falling edge of RAS in a MASKED WRITE cycle (MT4C2M8A2).
22	26	ŌĒ	Input	Output Enable: OE enables the output buffers when taken LOW during a READ access cycle. RAS and CAS must be LOW and WE must be HIGH before OE will control the output buffers. Otherwise, the output buffers are in a High-Z state.
10-13, 16-21, 9, 8	12-15, 18-23, 11, 10	A0-A11	Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CAS to select one byte out of the 2 Meg available words.
2-5, 24-27	2-5, 28-31	DQ1-DQ8	Input	Data I/O: Includes inputs, outputs or High-Z and/or output masked data input (for MASKED WRITE cycle only).
	6, 9, 24, 25	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 14	1, 16	Vcc	Supply	Power Supply: +5V ±10% (C), 2.7V to 3.6V (LC)
15, 28	17, 32	Vss	Supply	Ground

### **FUNCTIONAL DESCRIPTION**

Each bit is uniquely addressed through the 21 address bits during READ or WRITE cycles. First, RAS is used to latch 12 bits (A0-A11) then, CAS latches 9 bits (A0-A8).

The  $\overline{\text{CAS}}$  control also determines whether the cycle will be a refresh cycle ( $\overline{\text{RAS}}$ -ONLY) or an active cycle (READ, WRITE or READ-WRITE) once  $\overline{\text{RAS}}$  goes LOW.

READ or WRITE cycles are selected by  $\overline{WE}$ . A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. Taking  $\overline{WE}$  LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, the output pin(s) remain open (High- Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes LOW after  $\overline{CAS}$  goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as  $\overline{CAS}$  and  $\overline{OE}$  remain LOW (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by  $\overrightarrow{OE}$  and  $\overrightarrow{WE}$ .

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-12) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the

RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR, or HIDDEN) so that all 4,096 combinations of RAS addresses (A0-11) are executed at least every 64ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

# MASKED WRITE ACCESS CYCLE (MT4C2M8A2 ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of  $\overline{WE}$  at  $\overline{RAS}$  time. A MASKED WRITE is selected when  $\overline{WE}$  is LOW at  $\overline{RAS}$  time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ8 inputs at RAS time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At CAS time, the bits present on the DQ1-DQ8 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

In NONPERSISTENT MASKED WRITEs, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C2M8A2 MASKED WRITE operation (Note:  $\overline{RAS}$  or  $\overline{CAS}$  time refers to the time at which  $\overline{RAS}$  or  $\overline{CAS}$  transition from HIGH to LOW).




Figure 1
MT4C2M8A2 MASKED WRITE EXAMPLE

### **TRUTH TABLE**

			. —			ADDRE	SSES		
FUNCTION		RAS	CAS	WE	ŌE	<sup>t</sup> R	¹C	DQs	NOTES
Standby	_	Н	H→X	Х	Х	Х	Х	High-Z	
READ		L	L	Н	L	ROW	COL	Data-Out	
EARLY-WRITE		L	٦	L	Х	ROW	COL	Data-In	1
READ-WRITE		L	٦	H→L	L→H	ROW	COL	Data-Out, Data-In	1
FAST-PAGE-	1st Cycle	L	H→L	Н	L	ROW	COL	Data-Out	
MODE READ	2nd Cycle	L	H→L	Н	L	n/a	COL	Data-Out	
FAST-PAGE-	1st Cycle	L	H→L	L	Х	ROW	COL	Data-In	1
MODE WRITE	2nd Cycle	L	H→L	Ĺ	Х	n/a	COL	Data-In	1
FAST-PAGE-MODE	1st Cycle	L	H⊶L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN	READ	L→H→L	٦	Н	L	ROW	COL	Data-Out	
REFRESH	WRITE	L→H→L	٦	L	Х	ROW	COL	Data-In	1, 2
RAS-ONLY REFRES	Н	L	Н	Х	Х	ROW	n/a	High-Z	
CBR REFRESH		H→L	Ĺ	Н	X	Х	Х	High-Z	

NOTE:

- 1. Data-in will be dependent on the mask provided (MT4C2M8A2 only). Refer to Figure 1.
- 2. EARLY WRITE only.



# MT4(L)C2M8A1/2 2 MEG x 8 WIDE DRAM

### ABSOLUTE MAXIMUM RATINGS\*

 \*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC OPERATING SPECIFICATIONS FOR 5V VERSION

(Notes: 1, 3, 4, 6, 7, 30) (0°C  $\leq T_A \leq$  70°C; Vcc = 5V  $\pm$ 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1, 30
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	٧	1
INPUT LEAKAGE CURRENT Any input 0V ≤ Vın ≤ Vcc (Ali other pins not under test = 0V)	lı	-2	2	Αц	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (lout = -2.5mA)	Vон	2.4		V	
Output Low Voltage (lout = -2.3mA)	Vol		0.4	V	

### DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 31) (0°C  $\leq T_A \leq 70$ °C; Vcc = 2.7V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	2.7	3.6	٧	1, 31
Input High (Logic 1) Voltage, all inputs	ViH	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	٧	1
INPUT LEAKAGE CURRENT Any input 0V ≤ Vin ≤ Vcc (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 3.6V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (lout = -2mA)	Vон	2.4		٧	
Output Low Voltage (Iout = 2mA)	Vol		0.4	٧	

### DC OPERATING SPECIFICATIONS FOR 5V VERSION

(Notes: 1, 3, 4, 6, 7, 30) ( $0^{\circ}$ C  $\leq T_{A} \leq 70^{\circ}$ C:  $Vcc = 5V \pm 10\%$ )

(Notes. 1, 3, 4, 6, 7, 30) (0°C $\leq 1_A \leq 70$ °C; VCC = 5V $\pm 10\%$ )			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: TTL (RAS = CAS = Vih)	lcc1	2	2	2	mA	
STANDBY CURRENT: CMOS $(\overline{RAS} = \overline{CAS} = Vcc -0.2V)$	lcc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC [MIN])	Іссз	110	100	90	mA	3, 4, 32
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: ¹PC = ¹PC [MIN]; ¹CP, ¹ASC = 10ns)	Icc4	80	70	60	mA	3, 4, 32
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Vih: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	lccs	110	100	90	mA	3, 32
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC [MIN])	Icc6	110	100	90	mA	3

# DC OPERATING SPECIFICATIONS FOR 3.0/3.3V VERSION

(Notes: 1, 3, 4, 6, 7, 31)  $(0^{\circ}C \le T_{\bullet} \le 70^{\circ}C$ : Vcc = 2.7V to 3.6V)

(Notes: 1, 3, 4, 6, 7, 31) (0°C $\le 1_A \le 70$ °C; VCC = 2.7V to 3.6V)			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: TTL $(\overline{RAS} = \overline{CAS} = V_{IH})$	lcc1	2	2	2	mA	
STANDBY CURRENT: CMOS (RAS = CAS = Vcc -0.2V)	lcc2	1	1	1	μА	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	Іссз	110	100	90	mA	3, 4, 32
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: ¹PC = ¹PC [MIN]; ¹CP, ¹ASC = 10ns)	Icc4	80	70	60	mA	3, 4, 32
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = VIH: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	Iccs	110	100	90	mA	3, 32
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	Icc6	110	100	90	mA	3

### **CAPACITANCE**

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A11	C <sub>I1</sub>	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C <sub>12</sub>	7	pF	2
Input/Output Capacitance: DQ	Cio	7	pF	2

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C  $\leq T_A \leq +70$ °C)

AC CHARACTERISTICS		-	-6		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	tRC	110		130		150		ns	
READ-WRITE cycle time	¹RWC	155		180		200		ns	
FAST-PAGE-MODE	<sup>t</sup> PC	35		40		45		ns	
READ or WRITE cycle time									
FAST-PAGE-MODE	<sup>t</sup> PRWC	85		95		100		ns	
READ-WRITE cycle time									
Access time from RAS	tRAC		60		70		80	ns	14
Access time from CAS	<sup>t</sup> CAC		15		20		20	ns	15
Output Enable	<sup>t</sup> OE		15		15		15	ns	
Access time from column-address	†AA		30		35		40	ns	
Access time from CAS precharge	<sup>1</sup> CPA		35		40		45	ns	
RAS pulse width	†RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST-PAGE-MODE)	'RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	tRSH	15		20		20		ns	
RAS precharge time	<sup>†</sup> RP	40		50		60		ns	
CAS pulse width	tCAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	<sup>†</sup> CSH	60		70	1	80		ns	
CAS precharge time	<sup>t</sup> CPN	10		10	1 - 1	10		ns	16
CAS precharge time (FAST-PAGE-MODE	<sup>t</sup> CP	10		10		10		ns	
RAS to CAS delay time	tRCD	15	45	20	50	20	60	ns	17
CAS to RAS precharge time	<sup>t</sup> CRP	5		5		5		ns	
Row-address setup time	<sup>t</sup> ASR	0		0		0		ns	
Row-address hold time	<sup>1</sup> RAH	10		10		10		ns	
RAS to column-	<sup>t</sup> RAD	15	30	15	35	15	40	ns	18
address delay time									
Column-address setup time	¹ASC	0		0		0		ns	
Column-address hold time	<sup>t</sup> CAH	10		15		15		ns	
Column-address hold time	†AR	50		55		60		ns	
(referenced to RAS)			ĺ						
Column-address to	†RAL	30		35		40		ns	
RAS lead time									
Read command setup time	tRCS	0		0	<del> </del>	0		ns	26
Read command hold time	<sup>t</sup> RCH	0		0		0		ns	19, 26
(referenced to CAS)									
Read command hold time	<sup>t</sup> RRH	0		0		0		ns	19
(referenced to RAS)									
CAS to output in Low-Z	tCLZ	3		3		3		ns	33
Output buffer turn-off delay	<sup>t</sup> OFF	3	15	3	20	3	20	ns	20, 29, 33

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}C \le T_{A} \le +70^{\circ}C$ )


AC CHARACTERISTICS			6		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command setup time	twcs	0		0		0		ns	21, 26
Write command hold time	tWCH	10		15		15		ns	26
Write command hold time (referenced to RAS)	<sup>t</sup> WCR	45		55		60		ns	26
Write command pulse width	tWP	10		15		15		ns	26
Write command to RAS lead time	<sup>t</sup> RWL	15		20		20		ns	26
Write command to CAS lead time	¹CWL	15		20		20		ns	26
Data-in setup time	<sup>t</sup> DS	0		0		0		ns	22
Data-in hold time	tDH	10		15		15		ns	22
Data-in hold time (referenced to RAS)	<sup>t</sup> DHR	45		55		60		ns	
RAS to WE delay time	<sup>t</sup> RWD	85		95		105		ns	21
Column-address to WE delay time	<sup>t</sup> AWD	55		60		65		ns	21
CAS to WE delay time	'CWD	40		45		45		ns	21
Transition time (rise or fall)	ŧΤ	3	50	3	50	3	50	ns	9, 10
Refresh period (4,096 cycles)	†REF		64		64		64	ms	
RAS to CAS precharge time	†RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	<sup>t</sup> CSR	5		5		5		ns	5
CAS hold time (CBR REFRESH)	CHR	15		15		15		ns	5
WE hold time (MASKED WRITE and CBR REFRESH)	™RH	15		15		15		ns	26
WE setup time (CBR REFRESH)	™RP	10		10		10		ns	26
WE setup time (MASKED WRITE)	¹WRS	10		10		10		ns	26
OE setup prior to RAS during HIDDEN REFRESH cycle	<sup>t</sup> ORD	0		0		0		ns	
Output disable	¹OD	3	15	3	15	3	15	ns	29, 33
OE hold time from WE during READ-MODIFY-WRITE cycle	'OEH	15		15		15		ns	28

### **NOTES**


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc =  $5V \pm 10\%$ ; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
   Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS -ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
- 8. AC characteristics assume  ${}^{t}T = 5ns$ .
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
- 12. If  $\overline{CAS}$  = VIL, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to one TTL gate and 50pF.
- 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, <sup>t</sup>RAC will increase by the amount that <sup>t</sup>RCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for CPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, access time is controlled exclusively by <sup>t</sup>CAC.
- 18. Operation within the 'RAD limit ensures that 'RCD (MAX) can be met. 'RAD (MAX) is specified as a reference point only; if 'RAD is greater than the specified 'RAD (MAX) limit, access time is controlled exclusively by 'AA.
- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.

- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE-controlled) cycle.
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH before  $\overline{CAS}$  goes HIGH, Q goes open. If  $\overline{OE}$  is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
- 25. All other inputs at Vcc -0.2V.
- 26. Write command is defined as  $\overline{\text{WE}}$  going LOW.
- 27. MT4C2M8A2 only.
- 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both <sup>1</sup>OD and <sup>1</sup>OEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
- 29. The DQs open during READ cycles once 'OD or 'OFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
- 30. The 5V version is restricted to operate between 4.5 V and 5.5V only.
- 31. The 3.0/3.3V version is restricted to operate between 2.7V and 3.6V only. The -6 speed version is only valid for Vcc = 3.09V to 3.6V whereas the -7 and -8 speed versions are valid for Vcc = 2.7V to 3.6V.
- 32. Column-address changed once while  $\overline{RAS}$  = V<sub>IL</sub> and  $\overline{CAS}$  = V<sub>IH</sub>.
- The 3ns minimum is a parameter guaranteed by design.

### **READ CYCLE**




### **EARLY-WRITE CYCLE**




NOTE:

1. Applies to MT4C2M8A2 only; WE and DQ inputs on MT4C2M8A1 are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

# READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




### **FAST-PAGE-MODE READ CYCLE**




NOTE:

1. Applies to MT4C2M8A2 only; WE and DQ inputs on MT4C2M8A1 are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

### **FAST-PAGE-MODE EARLY-WRITE CYCLE**




# FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




NOTE: 1. Applies to MT4C2M8A2 only; WE and DQ inputs on MT4C2M8A1 are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.

# FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to High-Z; that is completion of <sup>t</sup>OFF. <sup>t</sup>CPP is equal to <sup>t</sup>OFF + <sup>t</sup>DS(MIN) + guardband between data-out and driving new data-in.

# RAS-ONLY REFRESH CYCLE (OE and WE = DON'T CARE)



## **CBR REFRESH CYCLE**

 $(A0-A11; \overline{OE} = DON'T CARE)$ 



## HIDDEN REFRESH CYCLE 24 (WE = HIGH; OE = LOW)

